xr16v554 Exar Corporation, xr16v554 Datasheet - Page 18
![no-image](/images/manufacturer_photos/0/2/243/exar_corporation_sml.jpg)
xr16v554
Manufacturer Part Number
xr16v554
Description
2.25v To 3.6v Quad Uart With 16-byte Fifo
Manufacturer
Exar Corporation
Datasheet
1.XR16V554.pdf
(45 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
xr16v554DIV
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
xr16v554DIV-F
Manufacturer:
EXAR
Quantity:
14
Company:
Part Number:
xr16v554DIV-F
Manufacturer:
Vishay
Quantity:
109
Company:
Part Number:
xr16v554DIV-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16v554DIV-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
xr16v554IJ-F
Manufacturer:
EXAR
Quantity:
949
Company:
Part Number:
xr16v554IJ-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16v554IJ-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
xr16v554IL-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
xr16v554IV-F
Manufacturer:
MURATA
Quantity:
50 000
Company:
Part Number:
xr16v554IV-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16v554IV-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
xr16v554IV80-F
Manufacturer:
EXAR
Quantity:
3 500
Company:
Part Number:
xr16v554IV80-F
Manufacturer:
Exar Corporation
Quantity:
10 000
XR16V554/554D
2.25V TO 3.6V QUAD UART WITH 16-BYTE FIFO
The V554 UART provides an internal loopback capability for system diagnostic purposes. The internal
loopback mode is enabled by setting MCR register bit-4 to logic 1. All regular UART functions operate normally.
Figure 11
output is internally routed to the receive shift register input allowing the system to receive the same data that it
was sending. The TX pin is held HIGH or mark condition while RTS# and DTR# are de-asserted, and CTS#,
DSR# CD# and RI# inputs are ignored. Caution: the RX input must be held HIGH during loopback test else
upon exiting the loopback test the UART may detect and report a false “break” signal.
F
2.11
IGURE
11. I
Internal Loopback
shows how the modem port signals are re-configured. Transmit data from the transmit shift register
NTERNAL
L
OOPBACK
Transmit Shift Register
Receive Shift Register
(THR/FIFO)
(RHR/FIFO)
RTS#
CTS#
DTR#
DSR#
CD#
RI#
MCR bit-4=1
18
VCC
VCC
OP1#
OP2#
VCC
TX A-D
RX A-D
RTS# A-D
CTS# A-D
DTR# A-D
DSR# A-D
RI# A-D
CD# A-D
REV. 1.0.2