xr16v554 Exar Corporation, xr16v554 Datasheet - Page 23

no-image

xr16v554

Manufacturer Part Number
xr16v554
Description
2.25v To 3.6v Quad Uart With 16-byte Fifo
Manufacturer
Exar Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
xr16v554DIV
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
xr16v554DIV-F
Manufacturer:
EXAR
Quantity:
14
Part Number:
xr16v554DIV-F
Manufacturer:
Vishay
Quantity:
109
Part Number:
xr16v554DIV-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16v554DIV-F
Manufacturer:
EXAR
Quantity:
1 000
Part Number:
xr16v554DIV-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
xr16v554DIV-F
0
Part Number:
xr16v554IJ-F
Manufacturer:
EXAR
Quantity:
949
Part Number:
xr16v554IJ-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16v554IJ-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
xr16v554IJ-F
Quantity:
1 216
Company:
Part Number:
xr16v554IJTR-F
Quantity:
750
Part Number:
xr16v554IL-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
xr16v554IV-F
Manufacturer:
MURATA
Quantity:
50 000
Part Number:
xr16v554IV-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16v554IV-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
xr16v554IV80-F
Manufacturer:
EXAR
Quantity:
3 500
Part Number:
xr16v554IV80-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Company:
Part Number:
xr16v554IV80-F
Quantity:
108
REV. 1.0.2
ISR[7:6]: FIFO Enable Status
These bits are set to a logic 0 when the FIFOs are disabled. They are set to a logic 1 when the FIFOs are
enabled.
This register is used to enable the FIFOs, clear the FIFOs, set the receive FIFO trigger levels, and select the
DMA mode. The DMA, and FIFO modes are defined as follows:
FCR[0]: TX and RX FIFO Enable
FCR[1]: RX FIFO Reset
This bit is only active when FCR bit-0 is a ‘1’.
FCR[2]: TX FIFO Reset
This bit is only active when FCR bit-0 is a ‘1’.
FCR[3]: DMA Mode Select
Controls the behavior of the TXRDY and RXRDY pins. See DMA operation section for details.
FCR[5:4]: Reserved
FCR[7:6]: Receive FIFO Trigger Select
(logic 0 = default, RX trigger level =1)
These 2 bits are used to set the trigger level for the receive FIFO. The UART will issue a receive interrupt when
the number of the characters in the FIFO crosses the trigger level.
4.5
Logic 0 = Disable the transmit and receive FIFO (default).
Logic 1 = Enable the transmit and receive FIFOs. This bit must be set to logic 1 when other FCR bits are
written or they will not be programmed.
Logic 0 = No receive FIFO reset (default).
Logic 1 = Reset the receive FIFO pointers and FIFO level counter logic (the receive shift register is not
cleared or altered). This bit will return to a logic 0 after resetting the FIFO.
Logic 0 = No transmit FIFO reset (default).
Logic 1 = Reset the transmit FIFO pointers and FIFO level counter logic (the transmit shift register is not
cleared or altered). This bit will return to a logic 0 after resetting the FIFO.
Logic 0 = Normal Operation (default).
Logic 1 = DMA Mode.
FIFO Control Register (FCR) - Write-Only
T
ABLE
FCR B
0
0
1
1
10: R
IT
-7
ECEIVE
FCR B
FIFO T
0
1
0
1
IT
-6
23
RIGGER
2.25V TO 3.6V QUAD UART WITH 16-BYTE FIFO
R
ECEIVE
L
EVEL
T
Table 10
RIGGER
14
1
4
8
S
ELECTION
L
EVEL
shows the complete selections.
XR16V554/554D

Related parts for xr16v554