xr16v554 Exar Corporation, xr16v554 Datasheet - Page 5

• Manufacturer Part Number: xr16v554
• Description: 2.25v To 3.6v Quad Uart With 16-byte Fifo
• Manufacturer: Exar Corporation

Pin Description
REV. 1.0.2
RXRDY#
TXRDY#
(IRQ#)
(VCC)
CSB#
CSC#
CSD#
(N.C.)
N
INTC
INTD
INTA
INTB
(A3)
(A4)
AME
48-QFN
P
27
31
10
26
32
IN
9
4
-
-
#
64-LQFP
P
11
38
42
12
37
43
IN
6
-
-
#
68-PLCC
P
20
50
54
15
21
49
55
39
38
IN
#
80-LQFP
P
33
73
68
27
34
67
74
55
54
IN
#
T
(OD)
5
YPE
O
O
O
O
I
I
I
2.25V TO 3.6V QUAD UART WITH 16-BYTE FIFO
When 16/68# pin is HIGH, this input is chip select B
(active low) to enable channel B in the device.
When 16/68# pin is LOW, this input becomes address
line A3 which is used for channel selection in the Motor-
ola bus interface.
When 16/68# pin is HIGH, this input is chip select C
(active low) to enable channel C in the device.
When 16/68# pin is LOW, this input becomes address
line A4 which is used for channel selection in the Motor-
ola bus interface.
When 16/68# pin is HIGH, this input is chip select D
(active low) to enable channel D in the device.
When 16/68# pin is LOW, this input is not used and
should be connected VCC.
When 16/68# pin is HIGH for Intel bus interface, this
ouput becomes channel A interrupt output. The output
state is defined by the user and through the software
setting of MCR[3]. INTA is set to the active mode when
MCR[3] is set to a logic 1. INTA is set to the three state
mode when MCR[3] is set to a logic 0 (default). See
MCR[3].
When 16/68# pin is LOW for Motorola bus interface,
this output becomes device interrupt output (active low,
open drain). An external pull-up resistor is required for
proper operation.
When 16/68# pin is HIGH for Intel bus interface, these
ouputs become the interrupt outputs for channels B, C,
and D. The output state is defined by the user through
the software setting of MCR[3]. The interrupt outputs
are set to the active mode when MCR[3] is set to a logic
1 and are set to the three state mode when MCR[3] is
set to a logic 0 (default). See MCR[3].
When 16/68# pin is LOW for Motorola bus interface,
these outputs are unused and will stay at logic zero
level. Leave these outputs unconnected.
Transmitter Ready (active low). This output is a logi-
cally ANDed status of TXRDY# A-D. See
output is unused, leave it unconnected.
Receiver Ready (active low). This output is a logically
ANDed status of RXRDY# A-D. See
put is unused, leave it unconnected.
D
ESCRIPTION
XR16V554/554D
Table
Table
5. If this out-
5. If this