wm8351 Wolfson Microelectronics plc, wm8351 Datasheet - Page 54
wm8351
Manufacturer Part Number
wm8351
Description
Wolfson Audioplus? Stereo Codec With Power Management
Manufacturer
Wolfson Microelectronics plc
Datasheet
1.WM8351.pdf
(328 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
wm8351CGBE/RV
Manufacturer:
WOLFSON
Quantity:
2 642
Part Number:
wm8351G
Manufacturer:
WOLFSON
Quantity:
20 000
Company:
Part Number:
wm8351GEB/RV
Manufacturer:
ST
Quantity:
3 186
- Current page: 54 of 328
- Download datasheet (3Mb)
WM8351
w
12.3.4
In Master Mode, ADCLRCLK and DACLRCLK are derived from BCLK via programmable dividers set
by ADCLRC_RATE and DACLRC_RATE. The BCLK frequency is derived from SYSCLK according
to BCLK_DIV, as described earlier in Table 11.
In Slave Mode, ADCLRCLK and DACLRCLK are generated externally and are input to the CODEC.
By default, the LRCLK pin provides the L/R Clock signal for the ADC and the DAC. If a separate L/R
Clock is required for the ADC and the DAC, then a GPIO pin must be configured as ADCLRCLK (or
ADCLRCB) as described in Section 20. The LRCLK pin can be driven by either ADCLRCLK or by
DACLRCLK in Master Mode; this is selected by the LRC_ADC_SEL bit as described in Table 13.
Master/Slave operation for ADCLRCLK is controlled by the ADCLRC_ENA register field.
Master/Slave operation for DACLRCLK is controlled by the DACLRC_ENA register field.
Table 13 ADCLRCLK / DACLRCLK Control
R70 (46h)
ADC LRC
Rate
R53 (35h)
DAC LRC
Rate
R41 (29h)
Clock
Control 2
REGISTER
ADDRESS
ADCLRCLK / DACLRCLK CONTROL
10:0
10:0
BIT
11
11
15
ADCLRC_ENA
ADCLRC_RATE
[10:0]
DACLRC_ENA
[10:0]
DACLRC_RATE
LRC_ADC_SEL
LABEL
BCLK/LRC)
BCLK/LRC)
DEFAULT
040h
040h
(64
(64
0
0
0
Enables the LRC generation for the
ADC
0 = disabled
1 = enabled
Determines the number of bit clocks
per LRC phase (when enabled)
00000000000 = invalid
...
00000000111 = invalid
00000001000 = 8 BCPS
…
11111111111 = 2047 BCPS
Enables DAC LRC generation in
Master mode
0 = disabled
1 = enabled
Determines the number of bit clocks
per LRC phase (when enabled)
00000000000 = invalid
...
00000000111 = invalid
00000001000 = 8 BCPS
…
11111111111 = 2047 BCPS
Selects either ADCLRCLK or
DACLRCLK to drive LRCLK pin in
Master Mode
0 = DACLRCLK
1 = ADCLRCLK
DESCRIPTION
PD, June 2009, Rev 4.1
Production Data
54
Related parts for wm8351
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Wolfson Microelectronics plc
Datasheet:
Part Number:
Description:
Manufacturer:
Wolfson Microelectronics plc
Datasheet:
Part Number:
Description:
Manufacturer:
Wolfson Microelectronics plc
Datasheet:
Part Number:
Description:
Manufacturer:
Wolfson Microelectronics plc
Datasheet:
Part Number:
Description:
Manufacturer:
Wolfson Microelectronics plc
Datasheet:
Part Number:
Description:
Manufacturer:
Wolfson Microelectronics plc
Datasheet:
Part Number:
Description:
Manufacturer:
Wolfson Microelectronics plc
Datasheet:
Part Number:
Description:
24-bit, 192khz 6-channel Dac With Volume Control
Manufacturer:
Wolfson Microelectronics plc
Datasheet:
Part Number:
Description:
24-bit, 192khz 6-channel Dac
Manufacturer:
Wolfson Microelectronics plc
Datasheet:
Part Number:
Description:
HI FI AND TELEPHONY DUAL CODEC
Manufacturer:
Wolfson Microelectronics plc
Datasheet:
Part Number:
Description:
Stereo Codec Portable Audio Applications
Manufacturer:
Wolfson Microelectronics plc
Datasheet:
Part Number:
Description:
Stereo Codec For Portable Audio Applications
Manufacturer:
Wolfson Microelectronics plc
Datasheet:
Part Number:
Description:
Multichannel Codec With S/pdif Transceiver
Manufacturer:
Wolfson Microelectronics plc
Datasheet:
Part Number:
Description:
Ac97 Audio Codec Mixer With Integrated Headphone Driver
Manufacturer:
Wolfson Microelectronics plc
Datasheet:
Part Number:
Description:
Ac-link Interface Audio Dac
Manufacturer:
Wolfson Microelectronics plc
Datasheet: