hn58x25512ti Renesas Electronics Corporation., hn58x25512ti Datasheet - Page 15

• Manufacturer Part Number: hn58x25512ti
• Description: Serial Peripheral Interface 512k Eeprom 64-kword ?? 8-bit Electrically Erasable And Programmable Read Only Memory
• Manufacturer: Renesas Electronics Corporation.

HN58X25512I
Write to Memory Array (WRITE):
As shown in the following figures, to send this instruction to the device, chip select (S) is first driven low. The bits of
the instruction byte, address byte, and at least one data byte are then shifted in, on serial data input (D).
The instruction is terminated by driving chip select (S) high at a byte boundary of the input data. In the case of the first
figure, this occurs after the eighth bit of the data byte has been latched in, indicating that the instruction is being used to
write a single byte. The self-timed Write cycle starts, and continues for a period t
At the end of the cycle, the Write In Progress (WIP) bit is reset to 0.
If, though, chip select (S) continues to be driven low, as shown in the second figure, the next byte of the input data is
shifted in, so that more than a single byte, starting from the given address towards the end of the same page, can be
written in a single internal Write cycle.
Each time a new data byte is shifted in, the least significant bits of the internal address counter are incremented. If the
number of data bytes sent to the device exceeds the page boundary, the internal address counter rolls over to the
beginning of the page, and the previous data there are overwritten with the incoming data. (The page size of these
device is 128 bytes).
The instruction is not accepted, and is not executed, under the following conditions:
Byte Write (WRITE) Sequence (1 Byte)
Note: 1. The memory size is shown in the Address Range Bits table.
Rev.1.00, Dec.18.2006, page 15 of 20
 If the Write Enable Latch (WEL) bit has not been set to 1 (by executing a Write Enable instruction just before)
 If a Write cycle is already in progress
 If the device is deselected
 If the addressed page is in the region protected by the Block Protect (BP1 and BP0) bits.
W
Q
C
D
S
V
V
V
V
V
V
V
V
IH
IL
IH
IL
IH
IL
IH
IL
0
1
2
Instruction
3
4
5
6
7
15
8
14
9 10
16-Bit Address
13
High-Z
20 21 22 23 24 25 26 27 28 29 30 31
3
2
1
0
7
W
(as specified in AC Characteristics).
6
5
Data Byte 1
4
3
2
1
0