hsp50216 Intersil Corporation, hsp50216 Datasheet - Page 27
![no-image](/images/manufacturer_photos/0/3/342/intersil_corporation_sml.jpg)
hsp50216
Manufacturer Part Number
hsp50216
Description
Four-channel Programmable Digital Downconverter
Manufacturer
Intersil Corporation
Datasheet
1.HSP50216.pdf
(58 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
hsp50216KI
Manufacturer:
INTEL
Quantity:
78
Company:
Part Number:
hsp50216VI
Manufacturer:
HARRIS
Quantity:
12 388
Serial Data Output Formatter Section
NOTE: Each serial output has 7 time slots. Each slot can contain I1, Q1, I2, Q2, Mag, phase or dφ/dt. AGC gain, or zeros. Each slot can be 4, 6, 8,
10, 12, 16, 20, 24, or 32 (24 + 8 zeros) bits or disabled. Output 1 can also be 32-bit floating point. Slots can be disabled. A disabled slot will be one
clock wide if there are other active slots following. A sync can be asserted with any or all slots following. A sync can be asserted with any or all slots
in output 1. The serial output can be delayed from 0 to 4095 serial clock periods from the input strobe. The serial outputs are always MSB first. The
sync position applies to all time slots and can be one clock prior to the first data bit, aligned with the first data bit, or one clock after the last data bit.
Serial Data Output Control Register
The serial data output control register contains sync position
and polarity (SYNCA, B, C or D), channel multiplexing, and
scaling controls for the SD1x and SD2x (x = A, B, C or D)
serial outputs (see Microprocessor Interface section,
Table 23, “SERIAL DATA OUTPUT CONTROL REGISTER
(IWA = *014h),” on page 37).
Channel Routing Mask
The multiplexing mask bits for each channel (see
Microprocessor Interface section, Table 23, IWA *014h bits
19:16 for SD1x or bits 15:12 for SD2x) can be used to
enable that channel’s output to any of the four serial outputs.
These bits control the AND gates that mask off the channels,
so a zero disables the channel’s connection to that output.
STROBE
PHASE
GAIN
MAG
Q1
Q2
I1
I2
ZERO
R
E
G
ZERO
27
M
U
X
M
U
X
M
U
X
16
DELAY
OUTPUT SECTION
TO μP
INTERFACE
FLOAT
FIXED
HSP50216
TO
ROUND
SEQUENCER
SEQUENCER
ROUND
1
2
To configure more than one channel's output onto a serial
data output, the SD1 serial outputs and syncs from each
channel (0, 1, 2 and 3) are brought to each of the SD1 serial
output sections and the SD2 serial outputs are brought to
each of the SD2 serial output sections (the syncs are only
associated with the SD1 serial outputs). There, the four
outputs are AND-ed with the multiplexing mask programmed
in the serial data output control registers of channels
0 through 3 and OR-ed together. By gating off the channels
that are not wanted and delaying the data from each desired
channel appropriately, the channels can be multiplexed into
a common serial output stream. It should be noted that in
order to multiplex multiple channels onto a single serial data
stream the channels to be multiplexed must be synchronous.
M
U
X
PARALLEL
SERIAL
PARALLEL
TO
SERIAL
TO
SYNC
GEN
&
&
&
&
&
&
&
&
&
&
&
&
O
R
O
R
O
R
SD1x
SYNCx
SD2x
August 17, 2007
FN4557.6