hsp50216 Intersil Corporation, hsp50216 Datasheet - Page 36
![no-image](/images/manufacturer_photos/0/3/342/intersil_corporation_sml.jpg)
hsp50216
Manufacturer Part Number
hsp50216
Description
Four-channel Programmable Digital Downconverter
Manufacturer
Intersil Corporation
Datasheet
1.HSP50216.pdf
(58 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
hsp50216KI
Manufacturer:
INTEL
Quantity:
78
Company:
Part Number:
hsp50216VI
Manufacturer:
HARRIS
Quantity:
12 388
N/A for WR
P(31:0)
P(15:0)
P(15:0)
P(15:0)
P(31:0)
P(31:0)
P(31:0)
for RD;
29:20
19:10
31:24
23:16
31:16
15:9
15:0
15:0
15:8
15:0
15:0
9:0
8:0
7:0
31
30
16
μPTestBit. This bit is provided as a microprocessor controlled condition code for the filter compute engine for conditional execution
or synchronous startup. Active high.
Set to 0.
Decrement value 1. Positive number.
Decrement value 0. Positive number. Usually set equal to the Threshold (bits 9:0).
Threshold. Number of samples needed to run a filter set and produce an output.
This parameter is the offset between filter compute engine read and write pointers on filter compute engine reset. On reset, the read
and write pointers for all the filters are loaded, the read pointer with zero and the write pointer with this value. Set to zero for a single
filter and two for a multi-filter chain.
This location loads the AGC accumulator. If the loop attack/decay gain is set to zero and this value is within the AGC gain limits, the
AGC will hold this value. If not, the AGC will be set to this gain (or to a limit) and then start to settle.
format is 4 exponent bits (15:12), and 12 mantissa bits, (11:0).
Writing to this location will sample the AGC loop filter output (forward gain value) to stabilize it for reading. The value is read from
this location after waiting the 4 clocks required for read synchronization.
Loop gain 0, decay gain value (signal decay, increase gain) 31:28 = EEEE (exponent), 27:24 = MMMM (mantissa).
Loop gain 1, decay gain value 23:20 = EEEE (exponent), 19:16 = MMMM (mantissa).
Loop gain 0, attack gain value (signal arrival, decrease gain) 15:12 = EEEE (exponent), 11:8 = MMMM (mantissa).
Loop gain 1, attack gain value 7:4 = EEEE (exponent), 3:0 = MMMM (mantissa).
Upper gain limit. See AGC section.
Lower gain limit. See AGC section.
Enables dphi/dt update for non-fed back data. Discriminator output is not filtered.
AGC threshold. Equals 1.64676 times the desired magnitude of the I1/Q1 output.
TABLE 19. AGC LOOP ATTACK/DECAY GAIN VALUES REGISTER (IWA = *010h)
TABLE 15. WAIT THRESHOLD/DECREMENT VALUE REGISTER (IWA = *00Ch)
36
TABLE 16. RESET WRITE POINTER OFFSET REGISTER (IWA = *00Dh)
TABLE 18. AGC GAIN READ STROBE REGISTER (IWA = *00Fh)
TABLE 21. AGC THRESHOLD REGISTER (IWA = *012h)
TABLE 20. AGC GAIN LIMITS REGISTER (IWA = *011h)
TABLE 17. AGC GAIN LOAD REGISTER (IWA = *00Eh)
HSP50216
Set to zero.
FUNCTION
FUNCTION
FUNCTION
FUNCTION
FUNCTION
FUNCTION
FUNCTION
August 17, 2007
FN4557.6