ak4634 AKM Semiconductor, Inc., ak4634 Datasheet - Page 8

• Manufacturer Part Number: ak4634
• Description: 16-bit Mono Codec With Alc & Mic/spk-amp
• Manufacturer: AKM Semiconductor, Inc.

Parameter
Speaker-Amp Characteristics: SDTI → SPP/SPN pins, ALC2 bit = “0”, SPKG bit = “0”, C
Output Noise Level
Load Impedance
Load Capacitance
Power Supplies
Power Up (PDN pin = “H”)
Power Down (PDN pin = “L”)
Note 6. The voltage difference between MICP and MICN pins. AC coupling capacitor should be connected in series at
Note 7. Output voltage is proportional to AVDD voltage. Vout = 0.8 x AVDD (typ)
Note 8. Input voltage is proportional to AVDD voltage. Vin = 0.06 x AVDD (typ)
Note 9. When a PLL reference clock is the FCK pin in PLL Slave Mode, S/ (N+D) of MIC ADC is 75dB (typ), S/
Note 10. Output voltage is proportional to AVDD voltage. Vout = 0.6 x AVDD (typ)@LOVL bit = “0”.
Note 11. The value after passing LPF (LPF : Passband is 20kHz or less, Stopband Attenuation@250kHz is –50dB or less)
Note 12. In case of measuring at between the SPP pin and SPN pin directly.
Note 13. Load impedance is total impedance of series resistance (R
Note 14. Maximum input voltage is in proportion to both AVDD and external input resistance (Rin). Vin = 0.6 x AVDD
Note 15. Output voltage is proportional to AVDD voltage. Vout = 0.6 x AVDD (typ).
Note 16. Input Voltage does not depend on AVDD voltage.
Note 17. PLL Master Mode (MCKI = 12MHz) and PMMP = PMADC = PMDAC = PMPFIL = PMSPK = PMVCM =
Note 18. All digital inputs pins are fixed to DVDD or VSS2.
Rev. 0.5
Output Voltage (0dBFS)
S/(N+D)
All Circuit Power-up:
AVDD+DVDD+SVDD
each input pin. Full-differential mic input is not available at MGAIN3-0 bits = “1000” or “0000”. Maximum input
voltage of MICP and MICN pins are proportional to AVDD voltage, respectively.
Vin = |(MICP) − (MICN)| = 0.069 x AVDD(max)@MGAIN3-0 bits = “0001”,
0.035 x AVDD(max)@MGAIN3-0 bits = “0010”, 0.017 x AVDD(max)@MGAIN3-0 bits = “0011”,
0.218x AVDD(max)@MGAIN3-0 bits = “0100”, 0.097x AVDD(max)@MGAIN3-0 bits = “0101”,
0.048x AVDD(max)@MGAIN3-0 bits = “0110”, 0.024x AVDD(max)@MGAIN3-0 bits = “0111”,
0.345x AVDD(max)@MGAIN3-0 bits = “1001”
When the signal larger than above value is input to MICP or MICN pin, ADC does not operate normally.
(N+D) of DAC AOUT is 75dB (typ).
x Rin/20kΩ (typ).
Figure
resistors should be connected at both SPP and SPN pins, respectively.
PMPLL = MCKO = PMAO = M/S = “1”. And output current from the MPI pin is 0mA.
EXT Slave Mode (PMPLL = M/S = MCKO bits = “0”): AVDD+DVDD = (typ) TBDmA@fs=8kHz,
(typ)TBDmA @fs=48kHz
AVDD+DVDD
SVDD: Speaker-Amp Normal Operation (No Output)
(Note
44. Load capacitance is capacitance of piezo speaker. When piezo speaker is used, 10Ω or more series
(Note
12)
(Note
13)
12)
(Note
SVDD=3.3V
(Note
BTL, SVDD=3.8V
fs=8kHz
fs=48kHz
17)
18)
(Note
11)
- 8 -
Min
50
-
-
-
-
-
-
-
-
series
) and piezo speaker impedance at 1kHz in
Typ
-68
2.5
1.5
20
12
9
1
-
-
L
=3μF, R
TBD
TBD
TBD
max
3
-
-
-
-
-
series
=10Ω x 2,
[AK4634]
2007/10
Units
Vrms
dBV
mA
mA
mA
μA
dB
μF
Ω