msm7719-01 Oki Semiconductor, msm7719-01 Datasheet - Page 12
![no-image](/images/no-image-200.jpg)
msm7719-01
Manufacturer Part Number
msm7719-01
Description
Echo Canceler With Adpcm Transcoder
Manufacturer
Oki Semiconductor
Datasheet
1.MSM7719-01.pdf
(40 pages)
MSM7719-01
¡ Semiconductor
LHLD, AHLD
These pins control updating the coefficient of the adaptive FIR filter (AFF) for the echo canceler.
0: Normal mode (updates the coefficient)
1: Coefficient Fixed mode
When this pin control is not used (i.e., when controlling by the control register), set these pins to logic
“0”.
LATT, AATT
These pins turn ON or OFF the ATT function that prevents howling from occurring by means of
attenuators ATTsL/A and ATTrL/A provided for the RinL/A input and the SoutL/A output of the
echo canceler.
When a signal is input to RinL/A only, the attenuator ATTsL/A of the SoutL/A output is activated.
When a signal is input to SinL/A only or to both SinL/A and RinL/A, the attenuator ATTrL/A of
the RinL/A input is activated. The ATT values are both about 6 dB.
0: ATT function ON
1: ATT function OFF
When this pin control is not used (i.e., when controlling by the control register), set these pins to logic
“0”.
LGC, AGC
These pins turn ON or OFF the gain control function that controls the RinL/A input level and
prevents howling from occurring by the gain controller (GainL/A) provided for the RinL/A input
of the echo canceler. The RinL/A input level is adjusted in the attenuation range of 0 to –8.5 dB.
This adjusting starts at the RinL/A input level of –24 dBm0.
0: gain control OFF
1: gain control ON
When this pin control is not used (i.e., when controlling by the control register), set these pins to logic
“0”.
MUTE
Receive side voice path mute level enable pin. To set a mute level, set this pin to logic “1”.
When this pin control is not used (i.e., when controlling by the control register), set this pin to logic
“0”.
MLV0-2
Receive side voice path mute level setting pins. For the control method, refer to the control register
(CR1) description. Since this signal is ORed with CR1-B2, B1, and B0 internally, set the bits of the
register to logic “0” before using these pins.
DETSL
Reserved pin.
Set this pin to logic “0”.
12/40