s71ws256jc0 Meet Spansion Inc., s71ws256jc0 Datasheet - Page 26

• Manufacturer Part Number: s71ws256jc0
• Description: Stacked Multi-chip Product Mcp 128/64 Megabit 8m/4m X 16-bit Cmos 1.8 Volt-only, Simultaneous Read/write, Burst Mode Flash Memory With Cellularram
• Manufacturer: Meet Spansion Inc.

General Description
24
The S29WS128J/064J/S29WS064J is a 128/64 Mbit, 1.8 Volt-only, simultaneous Read/Write,
Burst Mode Flash memory device, organized as 8,388,608/4,194,304 words of 16 bits each. This
device uses a single V
volt V
programmed in standard EPROM programmers.
At 80 MHz, the device provides a burst access of 9.1 ns at 30 pF with a latency of 46 ns at 30 pF.
At 66 MHz, the device provides a burst access of 11.2 ns at 30 pF with a latency of 56 ns at 30
pF. The device operates within the wireless temperature range of -25°C to +85°C, and is offered
in Various FBGA packages.
The Simultaneous Read/Write architecture provides simultaneous operation by dividing the
memory space into four banks. The device can improve overall system performance by allowing
a host system to program or erase in one bank, then immediately and simultaneously read from
another bank, with zero latency. This releases the system from waiting for the completion of pro-
gram or erase operations.
The device is divided as shown in the following table:
The device uses Chip Enable (CE#), Write Enable (WE#), Address Valid (AVD#) and Output En-
able (OE#) to control asynchronous read and write operations. For burst operations, the device
additionally requires Ready (RDY), and Clock (CLK). This implementation allows easy interface
with minimal glue logic to a wide range of microprocessors/microcontrollers for high performance
read operations.
The burst read mode feature gives system designers flexibility in the interface to the device. The
user can preset the burst length and wrap through the same memory space, or read the flash
array in continuous mode.
The clock polarity feature provides system designers a choice of active clock edges, either rising
or falling. The active clock edge initiates burst accesses and determines when data will be output.
The device is entirely command set compatible with the JEDEC 42.4 single-power-supply
Flash standard. Commands are written to the command register using standard microprocessor
write timing. Register contents serve as inputs to an internal state-machine that controls the
erase and programming circuitry. Write cycles also internally latch addresses and data needed for
the programming and erase operations. Reading data out of the device is similar to reading from
other Flash or EPROM devices.
The Erase Suspend/Erase Resume feature enables the user to put erase or program on hold
for any period of time to read data from, or program data to, any sector that is not selected for
erasure. True background erase can thus be achieved. If a read is needed from the Secured Silicon
Sector area (One Time Program area) after an erase suspend, then the user must use the proper
command sequence to enter and exit this region. Program suspend is also offered.
HH
Bank
D
A
B
C
on ACC may be used for faster program performance if desired. The device can also be
CC
128Mb
of 1.65 to 1.95 V to read, program, and erase the memory array. A 12.0-
31
96
96
31
8
8
Quantity
S29WS128J/064J
D a t a
64 Mb
15
48
48
15
8
8
S h e e t
32 Kwords
32 Kwords
32 Kwords
32 Kwords
4 Kwords
4 Kwords
Size
S29WS-J_M0_A4 June 24, 2005