ic42s16100 ETC-unknow, ic42s16100 Datasheet - Page 2

no-image

ic42s16100

Manufacturer Part Number
ic42s16100
Description
512k X 16 Bit X 2 Banks 16-mbit Sdram
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ic42s16100-6T
Manufacturer:
ICSI
Quantity:
6 000
Part Number:
ic42s16100-6T
Manufacturer:
ICSI
Quantity:
6 000
Part Number:
ic42s16100-6T
Manufacturer:
ICSI
Quantity:
5 530
Part Number:
ic42s16100-6TG
Manufacturer:
ICSI
Quantity:
6 000
Part Number:
ic42s16100-6TG
Manufacturer:
ISSI
Quantity:
2 291
Part Number:
ic42s16100-7T
Manufacturer:
ICSI
Quantity:
20 000
Part Number:
ic42s16100-7TG
Manufacturer:
ICSI
Quantity:
1 000
Part Number:
ic42s16100-7TG
Manufacturer:
ICSI
Quantity:
20 000
IC42S16100
FEATURES
• Clock frequency: 200, 166, 143 MHz
• Fully synchronous; all signals referenced to a
• Two banks can be operated simultaneously and
• Dual internal bank controlled by A11 (bank select)
• Single 3.3V power supply
• LVTTL interface
• Programmable burst length
• Programmable burst sequence:
• Auto refresh, self refresh
• 4096 refresh cycles every 64 ms
• Random column address every clock cycle
• Programmable CAS latency (2, 3 clocks)
• Burst read/write and burst read/single write
• Burst termination by burst stop and precharge
• Byte controlled by LDQM and UDQM
• Package 400mil 50-pin TSOP-2
• Pb(lead)-free package is available
ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors
which may appear in this publication. © Copyright 2000, Integrated Circuit Solution Inc.
2
PIN DESCRIPTIONS
512K x 16 Bits x 2 Banks (16-MBIT)
SYNCHRONOUS DYNAMIC RAM
A0-A11
A0-A10
A11
A0-A7
I/O0 to I/O15
CLK
CKE
CS
RAS
positive clock edge
independently
– (1, 2, 4, 8, full page)
Sequential/Interleave
operations capability
command
Bank Select Address
Data I/O
System Clock Input
Clock Enable
Chip Select
Row Address Strobe Command
Address Input
Row Address Input
Column Address Input
DESCRIPTION
ICSI
as a 524,288-word x 16-bit x 2-bank for improved
performance. The synchronous DRAMs achieve high-speed
data transfer using pipeline architecture. All inputs and
outputs signals refer to the rising edge of the clock input.
PIN CONFIGURATIONS
50-Pin TSOP-2
CAS
WE
LDQM
UDQM
Vcc
GND
VccQ
GNDQ
NC
's 16Mb Synchronous DRAM IC42S16100 is organized
GNDQ
GNDQ
VCCQ
VCCQ
LDQM
VCC
I/O7
VCC
CAS
RAS
I/O0
I/O1
I/O2
I/O3
I/O4
I/O5
I/O6
A11
A10
WE
CS
A0
A1
A2
A3
Column Address Strobe Command
Write Enable
Lower Bye, Input/Output Mask
Upper Bye, Input/Output Mask
Power
Ground
Power Supply for I/O Pin
Ground for I/O Pin
No Connection
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
Integrated Circuit Solution Inc.
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
GND
I/O15
I/O14
GNDQ
I/O13
I/O12
VCCQ
I/O11
I/O10
GNDQ
I/O9
I/O8
VCCQ
NC
UDQM
CLK
CKE
NC
A9
A8
A7
A6
A5
A4
GND
DR024-0D 06/25/2004

Related parts for ic42s16100