m393t5160qza Samsung Semiconductor, Inc., m393t5160qza Datasheet - Page 2

• Manufacturer Part Number: m393t5160qza
• Description: 240pin Registered Module Based On 1gb Q-die 72-bit Ecc
• Manufacturer: Samsung Semiconductor, Inc.

RDIMM
1.0 DDR2 Registered DIMM Ordering Information ...........................................................................4
2.0 Features .........................................................................................................................................4
3.0 Address Configuration .................................................................................................................4
4.0 Pin Configurations (Front side/Back side) .................................................................................5
5.0Pin Description ...............................................................................................................................5
6.0 Input/Output Function Description ..............................................................................................6
7.0 Functional Block Diagram ............................................................................................................7
8.0 Absolute Maximum DC Ratings .................................................................................................12
9.0 AC & DC Operating Conditions .................................................................................................12
10.0 IDD Specification Parameters Definition ................................................................................14
11.0 Operating Current Table ...........................................................................................................15
12.0 Input/Output Capacitance ........................................................................................................20
13.0 Electrical Characteristics & AC Timing for DDR2-800/667/533/400 ......................................20
14.0 Physical Dimensions : ............................................................................................................. 25
15.0 240 Pin DDR2 Registered DIMM Clock Topology ...................................................................29
Table of Contents
7.1 1GB, 128Mx72 Module - M393T2863QZA / M393T2863QZ3
7.2 2GB, 256Mx72 Module - M393T5663QZA / M393T5663QZ3
7.3 2GB, 256Mx72 Module - M393T5660QZA / M393T5660QZ3
7.4 4GB, 512Mx72 Module - M393T5160QZA / M393T5160QZ3
7.5 8GB, 1Gx72 Module - M393T1G60QJA
9.1 Recommended DC Operating Conditions (SSTL - 1.8)
9.2 Operating Temperature Condition
9.3 Input DC Logic Level
9.4 Input AC Logic Level
9.5 AC Input Test Conditions
11.1 M393T2863QZA / M393T2863QZ3 : 1GB(128Mx8 *9) Module
11.2 M393T2863QZA : 1GB(128Mx8 *9) Module
11.3 M393T5663QZA / M393T5663QZ3 : 2GB(128Mx8 *18) Module
11.4 M393T5663QZA : 2GB(128Mx8 *18) Module
11.5 M393T5660QZA / M393T5660QZ3 : 2GB(256Mx4 *18) Module
11.6 M393T5660QZA : 2GB(256Mx4 *18) Module
11.7 M393T5160QZA / M393T5160QZ3 : 4GB(256Mx4 *36) Module
11.8 M393T5160QZA : 4GB(256Mx4 *36 ) Module
11.9 M393T1G60QJA : 8GB(DDP512Mx4 *36) Module
11.10 M393T1G60QJA : 8GB(DDP512Mx4 *36 ) Module
13.1 Refresh Parameters by Device Density
13.2 Speed Bins and CL, tRCD, tRP, tRC and tRAS for Corresponding Bin
13.3 Timing parameters by speed grade (DDR2-800 and DDR2-667)
13.4 Timing parameters by speed grade (DDR2-533 and DDR2-400)
14.1 128Mbx8 based 128Mx72 Module (1 Rank)
14.2 128Mbx8/256Mbx4 based 256Mx72 Module (2/1 Ranks)
14.3 256Mbx4 based 512Mx72 Module (2 Ranks)
14.4 DDP 512Mbx4 based 1Gx72 Module (4 Ranks)
...................................................................................................................13
...................................................................................................................13
............................................................................................................13
................................................................................................13
...........................................................................................11
......................................................................................20
2 of 29
.................................................................................25
................................................................................15
...............................................................................17
...............................................................................27
..............................................................................16
.............................................................................18
...........................................................................28
.......................................................................19
.....................................................................12
.....................................................................19
...............................................................26
.................................................................7
.................................................................8
.................................................................9
...............................................................10
........................................................15
.......................................................17
.......................................................18
......................................................16
.....................................................21
.....................................................23
...........................................20
DDR2 SDRAM
Rev. 1.1 July 2008