m366s3253bts Samsung Semiconductor, Inc., m366s3253bts Datasheet - Page 9

• Manufacturer Part Number: m366s3253bts
• Description: 32mx64 Sdram Dimm Based On 32mx8, 4banks, 8k Refresh, 3.3v Synchronous Drams With Spd
• Manufacturer: Samsung Semiconductor, Inc.

Notes :
M366S3253BTS
SIMPLIFIED TRUTH TABLE
Register
Refresh
Bank active & row addr.
Read &
column address
Write &
column address
Burst stop
Precharge
Clock suspend or
active power down
Precharge power down mode
DQM
No operation command
1. OP Code : Operand code
2. MRS can be issued only at all banks precharge state.
3. Auto refresh functions are as same as CBR refresh of DRAM.
4. BA
5. During burst read or write with auto precharge, new read/write command can not be issued.
6. Burst stop command is valid at every burst length.
7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0),
A
A new command can be issued after 2 clock cycles of MRS.
The automatical precharge without row precharge command is meant by "Auto".
Auto/self refresh can be issued only at all banks precharge state.
If both BA
If both BA
If both BA
If both BA
If A
Another bank read/write command can be issued after the end of burst.
New row active of the associated bank can be issued at t
but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)
0
0
~ A
10
~ BA
/AP is "High" at row precharge, BA
Command
12
& BA
Mode register set
Auto refresh
Self
refresh
Auto precharge disable
Auto precharge enable
Auto precharge disable
Auto precharge enable
Bank selection
All banks
1
0
0
0
0
: Bank select addresses.
and BA
is "High" and BA
is "Low" and BA
and BA
0
~ BA
1
1
are "Low" at read, write, row active and precharge, bank A is selected.
are "High" at read, write, row active and precharge, bank D is selected.
1
: Program keys. (@ MRS)
Entry
Entry
Entry
Exit
Exit
Exit
1
1
is "High" at read, write, row active and precharge, bank C is selected.
is "Low" at read, write, row active and precharge, bank B is selected.
CKEn-1
H
H
H
H
H
H
H
H
H
H
H
L
L
L
0
and BA
CKEn
H
H
H
H
X
L
X
X
X
X
X
L
L
X
1
is ignored and all banks are selected.
CS
H
H
X
H
H
H
L
L
L
L
L
L
L
L
L
L
L
L
RP
after the end of burst.
RAS
H
X
H
H
H
X
V
X
X
H
X
V
X
H
L
L
L
L
X
CAS
H
X
H
H
H
X
V
X
X
H
X
V
X
H
L
L
L
L
(V=Valid, X=Don t care, H=Logic high, L=Logic low)
WE
H
H
H
H
H
H
L
X
L
L
L
X
V
X
X
X
V
X
PC133 Unbuffered DIMM
DQM
X
X
X
X
X
X
X
X
X
X
X
X
V
X
BA
V
V
V
V
X
0,1
REV. 0.1 July. 2000
A
OP code
10
Row address
H
H
H
L
L
L
/AP
X
X
X
X
X
X
X
A
A
(A
(A
address
address
Column
Column
12
9
0
0
, A
X
~ A
~ A
~ A
11,
9
9
0
)
)
Note
1,2
4,5
4,5
3
3
3
3
4
4
6
7