k9f4008w0a Samsung Semiconductor, Inc., k9f4008w0a Datasheet - Page 19

no-image

k9f4008w0a

Manufacturer Part Number
k9f4008w0a
Description
512k X 8 Bit Nand Flash Memory
Manufacturer
Samsung Semiconductor, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
k9f4008w0a-TCB0
Manufacturer:
SAM
Quantity:
2 000
Part Number:
k9f4008w0a-TCB0
Manufacturer:
SAMSUNG
Quantity:
13 250
Part Number:
k9f4008w0a-TCB0
Manufacturer:
SAMSUNG
Quantity:
10
Part Number:
k9f4008w0a-TCB0
Manufacturer:
FSC
Quantity:
3 122
Part Number:
k9f4008w0a-TCB0
Manufacturer:
SUMSANG
Quantity:
20 000
Company:
Part Number:
k9f4008w0a-TCB0
Quantity:
460
Company:
Part Number:
k9f4008w0a-TCB0
Quantity:
1 302
Part Number:
k9f4008w0a-TCB0000
Manufacturer:
SAMSUNG
Quantity:
13 255
Part Number:
k9f4008w0a-TCBO
Manufacturer:
SAMSUNG
Quantity:
140
BLOCK ERASE
The Erase operation is done 4K Bytes(1 block) at a time. Block address loading is accomplished in two cycles initiated by an Erase
Setup command(60h). Only address A
block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command
ensures that memory contents are not accidentally erased due to external noise conditions.
At the rising edge of WE after the erase confirm command input, the internal write controller handles erase, erase-verify and pulse
repetition where required.
READ STATUS
The device contains a Status Register which may be read to find out whether program or erase operation is complete, and whether
the program or erase operation completed successfully. After writing 70h command to the command register, a read cycle outputs the
contents of the Status Register to the I/O pins on the falling edge of CE or RE, whichever occurs last. This two line control allows the
system to poll the progress of each device in multiple memory connections even when R/B pins are common-wired. RE or CE does
not need to be toggled for updated status. Refer to table 2 for specific Status Register definitions. The command register remains in
Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random read cycle, the
required read command(00h) should be input before serial page read cycle.
Table2. Read Status Register Definition
Figure 6. Block Erase Operation
R/B
I/O
K9F4008W0A-TCB0, K9F4008W0A-TIB0
0
~
7
I/O #
I/O2
I/O
I/O
I/O
I/O
I/O
I/O
I/O
60h
0
1
3
4
5
6
7
Address Input(2Cycle)
Block Add. : A
12
to A
8
~A
18
Reserved for Future Use
18
are valid while A
Device Operation
Write Protect
Program
Status
D0h
8
19
to A
11
is ignored. The Erase Confirm command(D0h) following the
t
BERS
"0" : Successful Program
"1" : Error in Program
"0"
"0"
"0"
"0"
"0"
"0"
"0" : Busy
"0" : Protected
FLASH MEMORY
Definition
"1" : Not Protected
"1" : Ready

Related parts for k9f4008w0a