89ttm552 Integrated Device Technology, 89ttm552 Datasheet - Page 6
![no-image](/images/no-image-200.jpg)
89ttm552
Manufacturer Part Number
89ttm552
Description
Standalone 10g Simplex Traffic Manager
Manufacturer
Integrated Device Technology
Datasheet
1.89TTM552.pdf
(37 pages)
IDT 89TTM552
The BTx transmit interface has 16-bit data, 4-bit status for LVDS and 2-bit status for LVTTL.
RX_STAT_SOFP,
RX_STAT_SOFN
RX_STAT_DP[3:0],
RX_STAT_DN[3:0]
RX_STAT_PRTYP,
RX_STAT_PRTYN
RX_SPI4_STAT_CLK
RX_SPI4_STAT_D[1:0]
RX_VREF[1:0]
TX_CLKP, TX_CLKN
TX_SOFP, TX_SOFN
TX_DP[15:0], TX_DN[15:0]
TX_PRTYP, TX_PRTYN
TX_STAT_CLKP,
TX_STAT_CLKN
TX_STAT_SOFP,
TX_STAT_SOFN
TX_STAT_DP[3:0],
TX_STAT_DN[3:0]
TX_STAT_PRTYP,
TX_STAT_PRTYN
TX_SPI4_STAT_CLK
TX_SPI4_STAT_D[1:0]
TX_VREF[5:0]
1.
1.
Note that the PIC buffer interface requires a 2.6V power supply. That means, separate power supplies are needed for the NPU/System Rx & Tx (LVDS)
Note that the PIC buffer interface requires a 2.6V power supply. That means, separate power supplies are needed for the NPU/System Rx & Tx (LVDS)
interfaces and the PIC buffer (SSTL2) interface.
interfaces and the PIC buffer (SSTL2) interface.
Signal Name
Signal Name
100K internal pullup
100K internal pullup
3.3V LVTTL, 16mA
3.3V LVTTL, 16mA
3.3V LVTTL,
3.3V LVTTL,
I/O Type
I/O Type
LVDS
LVDS
LVDS
LVDS
1.25V
LVDS
LVDS
LVDS
LVDS
LVDS
LVDS
LVDS
1.25V
drive
drive
Table 2 Receive Traffic Interface (BRx) (Part 2 of 2)
1
Table 3 Transmit Traffic Interface (BTx)
Dir.
Dir.
—
—
O
O
O
O
O
O
O
O
O
I
I
I
I
I
I
6 of 37
500 MHz
500 MHz
500 MHz
500 MHz
500 MHz
500 MHz
500 MHz
500 MHz
500 MHz
500 MHz
500 MHz
125 MHz
500MHz
Freq.
Freq.
1/4 of
—
—
—
—
Rx status control output
Rx status bus output
Rx status parity over Rx status bus
Rx SPI-4 status clock
Rx SPI-4 status outputs
Reference voltage for LVDS transmitter termination voltage.
Nominally set at 1.25V
Tx data clock
Tx control output
Tx data bus output (16-bit)
Tx parity over Tx data bus
Tx status clock input
Tx status control input
Tx status bus input
Tx status parity over Tx status bus
Tx SPI-4 status clock (1/4 of 500 MHz)
Tx SPI-4 status input
Reference voltage for LVDS transmitter termination voltage.
Nominally set at 1.25V
Remarks
Remarks
April 7, 2005