mu9c4481l-10dc Music Semiconductors, Inc., mu9c4481l-10dc Datasheet - Page 5
![no-image](/images/no-image-200.jpg)
mu9c4481l-10dc
Manufacturer Part Number
mu9c4481l-10dc
Description
Lancam 1st Family
Manufacturer
Music Semiconductors, Inc.
Datasheet
1.MU9C4481L-10DC.pdf
(20 pages)
compared against the valid contents of the memory. If a
bit is set HIGH in the mask register, the same bit position
in the Comparand register becomes a “don’t care” for
the purpose of the comparison with all the memory
locations. During a Data Write cycle or a MOV instruction,
data in the specified active mask register can also
determine which bits in the destination will be updated.
If a bit is HIGH in the mask register, the corresponding
bit of the destination is unchanged.
The match line associated with each memory address is
fed into a priority encoder where multiple responses are
resolved, and the address of the highest-priority
responder (the lowest numerical match address) is
generated. In LAN applications, a multiple response might
indicate an error. In other applications the existence of
multiple responders may be valid.
Throughout the following, “aaaH” represents a three-digit
hexadecimal number “aaa,” while “bbB” represents a
two-digit binary number “bb.” All memory locations are
written to or read from in 16-bit segments. Segment 0
corresponds to the lowest order bits (bits 15–0) and
Segment 3 corresponds to the highest order bits (bits
63–48).
THE CONTROL BUS
Refer to the Block Diagram on page 1 for the following
discussion. The inputs Chip Enable (/E), Write Enable (/W),
and Command Enable (/CM) are the primary control
mechanism for the LANCAM 1
secondary control mechanism. Logical combinations of the
Control Bus inputs, coupled with the execution of Select
Persistent Source (SPS), Select Persistent Destination (SPD),
and Temporary Command Override (TCO) instructions
allow the I/O operations to and from the DQ15–0 lines to
the internal resources, as shown in Table 3 on page 7.
The Comparand register is the default source and
destination for Data Read and Write cycles. This default
state can be overridden independently by executing a Select
Persistent Source or Select Persistent Destination
instruction, selecting a different source or destination for
data. Subsequent Data Read or Data Write cycles will
access that source or destination until another SPS or SPD
ST
FUNCTIONAL DESCRIPTION Continued
. Instructions are the
OPERATIONAL CHARACTERISTICS
5
Three input control signals and commands loaded into an
instruction decoder control the LANCAM 1
three input control signals determine the cycle type. The
control signals tell the device whether the data on the I/O
bus represents data or a command, and is input or output.
Commands are decoded by instruction logic and control
moves, forced compares, validity bit manipulations, and
the data path within the device. Registers (Control, Segment
Control, Address, Next Free Address, etc.) are accessed
using Temporary Command Override instructions. The data
path from the DQ bus to/from data resources (comparand,
masks, and memory) within the device are set until changed
by Select Persistent Source and Destination instructions.
After a Compare cycle (caused by either a data write to the
Comparand or mask registers, a write to the Control register,
or a forced compare), the status register contains the address
of the Highest-Priority Matching location, along with flags
indicating match, multiple match, and full. The /MF and /FF
flags are also available directly on output pins.
instruction is executed. The currently selected persistent
source or destination can be read back through a TCO PS
or PD instruction. The sources and destinations available
for persistent access are those resources on the 64-bit bus:
Comparand register, Mask Register 1, Mask Register 2, and
the Memory array.
The default destination for Command Write cycles is the
Instruction decoder, while the default source for Command
Read cycles is the Status register.
Temporary Command Override (TCO) instructions provide
access to the Control register, the Segment Control register,
the Address register, and the Next Free Address register.
TCO instructions are only active for one Command Read or
Write cycle after being loaded into the Instruction decoder.
The data and control interfaces to the LANCAM 1
synchronous. During a Write cycle, the Control and Data
inputs are registered by the falling edge of /E. When writing
to the persistently selected data destination, the Destination
Segment counter is clocked by the rising edge of /E. During
a Read cycle, the Control inputs are registered by the falling
edge of /E, and the Data outputs are enabled while /E is
LOW. When reading from the persistently selected data
source, the Source Segment counter is clocked by the rising
edge of /E.
LANCAM 1
ST
ST
. Two of the
Family
Rev. 1a
ST
are