74LVC132ABQ,115 NXP Semiconductors, 74LVC132ABQ,115 Datasheet - Page 6
![IC NAND SCHMITT QUAD 14DHVQFN](/photos/6/94/69489/568-14dhvqfn_sot762_sml.jpg)
74LVC132ABQ,115
Manufacturer Part Number
74LVC132ABQ,115
Description
IC NAND SCHMITT QUAD 14DHVQFN
Manufacturer
NXP Semiconductors
Series
74LVCr
Datasheet
1.74LVC132ABQ115.pdf
(15 pages)
Specifications of 74LVC132ABQ,115
Number Of Circuits
4
Package / Case
14-VQFN Exposed Pad, 14-HVQFN, 14-SQFN, 14-DHVQFN
Logic Type
NAND Gate - Schmitt Trigger
Number Of Inputs
2
Current - Output High, Low
24mA, 24mA
Voltage - Supply
1.2 V ~ 3.6 V
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Logic Family
LVC
High Level Output Current
- 24 mA
Low Level Output Current
24 mA
Propagation Delay Time
3.8 ns, 3.4 ns
Supply Voltage (max)
3.6 V
Supply Voltage (min)
1.2 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
74LVC132ABQ-G
74LVC132ABQ-G
935282822115
74LVC132ABQ-G
935282822115
NXP Semiconductors
11. Dynamic characteristics
Table 7.
Voltages are referenced to GND (ground = 0 V). For test circuit see
[1]
[2]
[3]
[4]
12. Waveforms
74LVC132A_1
Product data sheet
Symbol Parameter
t
t
C
pd
sk(o)
Fig 6. The input (nA, nB) to output (nY) propagation delays
PD
Typical values are measured at T
t
Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
C
P
f
f
C
V
N = number of inputs switching;
pd
i
o
D
CC
PD
= input frequency in MHz;
L
(C
= output frequency in MHz;
is the same as t
= output load capacitance in pF;
= C
L
is used to determine the dynamic power dissipation (P
= supply voltage in V;
V
V
V
propagation delay
output skew time
power dissipation
capacitance
PD
M
M
OL
V
Dynamic characteristics
CC
= 1.5 V at V
= 0.5
and V
2
V
CC
f
o
2
OH
) = sum of outputs.
V
CC
PLH
f
are typical output voltage drops that occur with the output load.
i
CC
at V
N + (C
and t
2.7 V.
CC
PHL
< 2.7 V.
L
.
amb
Conditions
nA, nB to nY; see
per buffer; V
V
CC
V
V
V
V
V
V
V
V
nA, nB input
= 25 C and V
CC
CC
CC
CC
CC
CC
CC
CC
2
nY output
= 1.2 V
= 1.65 V to 1.95 V
= 2.3 V to 2.7 V
= 2.7 V
= 3.0 V to 3.6 V
= 1.65 V to 1.95 V
= 2.3 V to 2.7 V
= 3.0 V to 3.6 V
f
o
) where:
I
= GND to V
Rev. 01 — 15 December 2006
CC
Figure 6
= 1.2 V, 1.8 V, 2.5 V, 2.7 V, and 3.3 V respectively.
V
t
M
PHL
D
in W).
CC
V
M
[2]
[3]
[4]
Figure
Min
2.0
1.5
1.5
1.5
-
-
-
-
-
t
PLH
7.
40 C to +85 C
Typ
18.0
10.5
10.8
11.4
7.2
4.0
3.8
3.4
-
mna213
Quad 2-input NAND Schmitt trigger
[1]
Max
12.8
7.6
7.6
6.4
1.0
-
-
-
-
74LVC132A
40 C to +125 C Unit
Min
2.0
1.5
1.5
1.5
-
-
-
-
-
© NXP B.V. 2006. All rights reserved.
Max
16.0
9.6
9.6
8.0
1.5
-
-
-
-
ns
ns
ns
ns
ns
ns
pF
pF
pF
6 of 15