PSMN2R0-30YL_10 NXP [NXP Semiconductors], PSMN2R0-30YL_10 Datasheet - Page 8

no-image

PSMN2R0-30YL_10

Manufacturer Part Number
PSMN2R0-30YL_10
Description
N-channel TrenchMOS logic level FET
Manufacturer
NXP [NXP Semiconductors]
Datasheet
NXP Semiconductors
PSMN2R0-30YL_3
Product data sheet
Fig 13. Normalized drain-source on-state resistance
Fig 15. Gate-source voltage as a function of gate
a
V
1.5
0.5
(V)
10
GS
2
1
0
8
6
4
2
0
−60
factor as a function of junction temperature
charge; typical values
0
V
DS
20
0
= 12 (V)
60
40
V
DS
120
60
= 19 (V)
All information provided in this document is subject to legal disclaimers.
Q
003aac473
T
G
j
(nC)
( ° C)
03aa27
180
80
Rev. 03 — 7 January 2010
Fig 14. Gate charge waveform definitions
Fig 16. Input, output and reverse transfer capacitances
(pF)
5000
4000
3000
2000
1000
C
0
10
as a function of drain-source voltage; typical
values
V
V
V
V
-1
GS(pl)
DS
GS(th)
GS
N-channel TrenchMOS logic level FET
C
C
C
Q
iss
oss
rss
GS1
I
1
Q
PSMN2R0-30YL
D
GS
Q
GS2
Q
G(tot)
Q
GD
10
© NXP B.V. 2010. All rights reserved.
V
DS
003aaa508
003aac478
(V)
10
2
8 of 14

Related parts for PSMN2R0-30YL_10