CAT28F512 CATALYST [Catalyst Semiconductor], CAT28F512 Datasheet - Page 11

no-image

CAT28F512

Manufacturer Part Number
CAT28F512
Description
512K-Bit CMOS Flash Memory
Manufacturer
CATALYST [Catalyst Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CAT28F512G-12T
Manufacturer:
ON Semiconductor
Quantity:
10 000
Part Number:
CAT28F512G-90
Manufacturer:
CSI
Quantity:
1 000
Part Number:
CAT28F512G12
Manufacturer:
ON Semiconductor
Quantity:
10 000
Part Number:
CAT28F512G90
Manufacturer:
ON Semiconductor
Quantity:
10 000
Part Number:
CAT28F512GI-90T
Manufacturer:
ON Semiconductor
Quantity:
10 000
Part Number:
CAT28F512GI12
Manufacturer:
ON Semiconductor
Quantity:
10 000
Part Number:
CAT28F512H-12
Manufacturer:
ON
Quantity:
1 200
Part Number:
CAT28F512LE-12
Manufacturer:
CSI
Quantity:
672
Part Number:
CAT28F512LI-12
Manufacturer:
SUNON
Quantity:
2 000
Part Number:
CAT28F512N-12
Manufacturer:
CSI
Quantity:
6 960
Part Number:
CAT28F512N-12
Manufacturer:
CSI
Quantity:
20 000
Part Number:
CAT28F512N-15
Manufacturer:
CAT
Quantity:
20 000
Preliminary
Erase-Verify Mode
The Erase-verify operation is performed on every byte
after each erase pulse to verify that the bits have been
erased.
Programming Mode
The programming operation is initiated using the pro-
gramming algorithm of Figure 7. During the first write
cycle, the command 40H is written into the command
register. During the second write cycle, the address of
the memory location to be programmed is latched on the
falling edge of WE, while the data is latched on the rising
edge of WE. The program operation terminates with the
next rising edge of WE. An integrated stop timer allows
for automatic timing control over this operation, eliminat-
ing the need for a maximum program timing specifica-
tion. Refer to AC Characteristics (Program/Erase) for
specific timing parameters.
Figure 6. A.C. Timing for Programming Operation
ADDRESSES
DATA (I/O)
WE (W)
OE (G)
CE (E)
V CC POWER-UP
V CC
V PP
& STANDBY
5.0V
0V
V PPH
V PPL
t GHWL
HIGH-Z
SETUP PROGRAM
COMMAND
t VPEL
t DS
t WC
t CH
t WP
t CS
t WPH
DATA IN
= 40H
t AS
LATCH ADDRESS
t DH
& DATA
t DS
t AH
DATA IN
PROGRAMMING
t WP
t CH
11
t DH
t CS
t WHWH1
Program-Verify Mode
A Program-verify cycle is performed to ensure that all
bits have been correctly programmed following each
byte programming operation. The specific address is
already latched from the write cycle just completed, and
stays latched until the verify is completed. The Program-
verify operation is initiated by writing C0H into the
command register. An internal reference generates the
necessary high voltages so that the user does not need
to modify V
Erase) for specific timing parameters.
COMMAND
PROGRAM
t WP
VERIFY
t DS
t WC
DATA IN
= C0H
CC
. Refer to AC Characteristics (Program/
t DH
t CH
t WHGL
t OLZ
t OE
t LZ
t CE
VERIFICATION
PROGRAM
t RC
DATA OUT
VALID
V CC POWER-DOWN/
Doc. No. 25042-00 2/98 F-1
CAT28F512
STANDBY
t EHQZ
t DF
t OH
28F512 F08

Related parts for CAT28F512