CY7C64013 CYPRESS [Cypress Semiconductor], CY7C64013 Datasheet - Page 27

no-image

CY7C64013

Manufacturer Part Number
CY7C64013
Description
Full-Speed USB (12 Mbps) Function
Manufacturer
CYPRESS [Cypress Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C64013-PC
Manufacturer:
CY
Quantity:
101
Part Number:
CY7C64013-PC
Manufacturer:
CY
Quantity:
116
Part Number:
CY7C64013-PXC
Quantity:
17
Part Number:
CY7C64013-SC
Manufacturer:
CY
Quantity:
15 625
Part Number:
CY7C64013A-PXC
Manufacturer:
CY
Quantity:
548
Part Number:
CY7C64013C-SXC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
just before the RETI instruction. The program counter CF and ZF are restored and interrupts are enabled when the RETI
instruction is executed.
The DI and EI instructions can be used to disable and enable interrupts, respectively. These instructions affect only the Global
Interrupt Enable bit of the CPU. If desired, EI can be used to re-enable interrupts while inside an ISR, instead of waiting for the
RETI that exists the ISR. While the global interrupt enable bit is cleared, the presence of a pending interrupt can be detected by
examining the IRQ Sense bit (Bit 7 in the Processor Status and Control Register).
16.1
The Interrupt Vectors supported by the USB Controller are listed in Table 16-1. The lowest-numbered interrupt (USB Bus Reset
interrupt) has the highest priority, and the highest-numbered interrupt (I
an interrupt, the first instruction executed after a reset is at PROM address 0x0000h—which corresponds to the first entry in the
Interrupt Vector Table. Because the JMP instruction is 2 bytes long, the interrupt vectors occupy 2 bytes.
Document #: 38-08001 Rev. **
Interrupt Vectors
Reset
USB
Int
AddA
ENP2
Int
Int
I
1
1
2
C
1
D
D
CLK
CLK
D
CLK
CLR
CLR
CLR
Q
Q
Q
(Reg 0x21)
Enable [2]
(Reg 0x20)
Enable [0]
Enable [6]
(Reg 0x20)
Figure 16-3. Interrupt Controller Functional Diagram
AddA EP1 IRQ
AddA EP2 IRQ
1-ms IRQ
AddA EP0 CLR
AddA EP0 IRQ
AddA EP1 CLR
AddA EP2 CLR
AddA EP3 CLR
AddA EP3 IRQ
AddA EP4 CLR
AddA EP4 IRQ
DAC CLR
DAC IRQ
GPIO IRQ
USB Reset IRQ
128- s CLR
128- s IRQ
1-ms CLR
GPIO CLR
I
USB Reset Clear
I
2
2
C CLR
C IRQ
Interrupt
Encoder
Priority
2
C interrupt) has the lowest priority. Although Reset is not
Interrupt
IRQout
Vector
Acknowledge
To CPU
CPU
Interrupt
Interrupt
Enable
Global
CLR
Bit
Controlled by DI, EI, and
RETI Instructions
CY7C64013
CY7C64113
IRQ Sense
Int Enable
Sense
Page 27 of 48
IRQ

Related parts for CY7C64013