M41T60_05 STMICROELECTRONICS [STMicroelectronics], M41T60_05 Datasheet - Page 7

• Manufacturer Part Number: M41T60_05
• Description: Serial access real-time clock
• Manufacturer: STMICROELECTRONICS [STMicroelectronics]

M41T60
2.2
Figure 6.
READ mode
In this mode, the master reads the M41T60 slave after setting the slave address
(see
the word address An is written to the on-chip address pointer. Next the START condition and
slave address are repeated, followed by the READ Mode Control Bit (R/W = 1). At this point,
the master transmitter becomes the master receiver. The data byte which was addressed
will be transmitted and the master receiver will send an Acknowledge Bit to the slave
transmitter. The address pointer is only increased on reception of an Acknowledge Bit. The
M41T60 slave transmitter will now place the data byte at address A
master receiver reads and acknowledges the new byte and the address pointer is increased
to A
This cycle of reading consecutive addresses will continue until the master receiver sends a
STOP condition to the slave transmitter.
The system-to-user transfer of clock data will be halted whenever the address being read is
a clock address (0h to 6h). The update will resume due to a Stop Condition or when the
pointer increments to any non-clock address (7h).
An alternate READ Mode may also be implemented, whereby the master reads the M41T60
slave without first writing to the (volatile) address pointer. The first address that is read is the
last one stored in the pointer (see
n+2
Figure
.
7). Following the WRITE Mode Control Bit (R/W = 0) and the Acknowledge Bit,
Acknowledgement sequence
Figure 9 on page
9).
n+1
on the bus. The
Operation
7/24