XA2C256-7TQG10I XILINX [Xilinx, Inc], XA2C256-7TQG10I Datasheet
XA2C256-7TQG10I
Related parts for XA2C256-7TQG10I
XA2C256-7TQG10I Summary of contents
Page 1
... Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice. DS555 (v1.1) May 5, 2007 Product Specification 0 XA2C256 CoolRunner-II Automotive CPLD Product Specification 0 0 ...
Page 2
... EIA/JEDEC standard for 3.3V applica- tions that use an LVTTL input buffer and Push-Pull output buffer. The LVCMOS standard is used in 3.3V, 2.5V, 1.8V applications. CoolRunner-II Automotive CPLDs are also Table 1). This 1.5V I/O compatible with the use of Schmitt-trigger inputs Table 1: I/O Standards for XA2C256 IOSTANDARD Attribute LVTTL LVCMOS33 LVCMOS25 LVCMOS18 LVCMOS15 ...
Page 3
... I I/O High-Z leakage IH Notes: 1. 16-bit up/down, resettable binary counter (one counter per function block) tested at DS555 (v1.1) May 5, 2007 Product Specification XA2C256 CoolRunner-II Automotive CPLD Description Device Packaging information on the Xilinx website. For Pb free Parameter Industrial T = –40°C to +85°C A Q-Grade T = -40° +105° C ...
Page 4
... XA2C256 CoolRunner-II Automotive CPLD LVCMOS 3.3V and LVTTL 3.3V DC Voltage Specifications Symbol Parameter V Input source voltage CCIO V High level input voltage IH V Low level input voltage IL V High level output voltage, OH Industrial grade High level output voltage, Q-grade V High level output voltage, OL Industrial grade ...
Page 5
... Setup time (single p-term) SU1 T Setup time (OR array) SU2 T Direct input register hold time HD T P-term hold time H T Clock to output CO DS555 (v1.1) May 5, 2007 Product Specification XA2C256 CoolRunner-II Automotive CPLD Test Conditions mA 1.7V OL CCIO I = 0.1 mA 1.7V OL CCIO mA 1.7V OL CCIO ...
Page 6
... XA2C256 CoolRunner-II Automotive CPLD Symbol (1) F Internal toggle rate TOGGLE (2) F Maximum system frequency SYSTEM1 (2) F Maximum system frequency SYSTEM2 (3) F Maximum external frequency EXT1 (3) F Maximum external frequency EXT2 T Direct input register p-term clock setup time PSUD T P-term clock setup time (single p-term) ...
Page 7
... Hysteresis input adder HYS15 T Output adder OUT15 T Output slew rate adder SLEW15 I/O Standard Time Adder Delays 1.8V CMOS T Hysteresis input adder HYS18 T Output adder OUT18 T Output slew rate adder SLEW DS555 (v1.1) May 5, 2007 Product Specification XA2C256 CoolRunner-II Automotive CPLD -7 (2) Min. Max. - 2.6 - 3.9 - 2.7 - 3.5 - 3.0 - 2 ...
Page 8
... XA2C256 CoolRunner-II Automotive CPLD Internal Timing Parameters (Continued) Symbol Parameter I/O Standard Time Adder Delays 2.5V CMOS T Standard input adder IN25 T Hysteresis input adder HYS25 T Output adder OUT25 T Output slew rate adder SLEW25 I/O Standard Time Adder Delays 3.3V CMOS/TTL T Standard input adder IN33 T Hysteresis input adder ...
Page 9
... DS555 (v1.1) May 5, 2007 Product Specification 3.3V 2.5V 1.8V 1.5V .5 1.0 1.5 2.0 VO (Output Volts) Figure 4: Typical I/V Curve for XA2C256 www.xilinx.com XA2C256 CoolRunner-II Automotive CPLD Iol 2.5 3.0 3.5 XC256_VoIo_all_020703 9 ...
Page 10
... XA2C256 CoolRunner-II Automotive CPLD Pin Descriptions 11 Macro- Function Block cell VQG100 1(GSR 2(GTS2 2(GTS3 2(GTS0 ...
Page 11
... XA2C256 CoolRunner-II Automotive CPLD Macro- cell VQG100 TQG144 ...
Page 12
... XA2C256 CoolRunner-II Automotive CPLD Pin Descriptions (Continued) Macro- Function Block cell VQG100 ...
Page 13
... Notes: 1. GTS = global output enable, GSR = global reset/set, GCK = global clock, CDRST = clock divide reset, DGE = DataGATE enable. 2. GTS, GSR and GCK pins can be used for general purpose I/O. www.xilinx.com XA2C256 CoolRunner-II Automotive CPLD Macro- cell VQG100 TQG144 ...
Page 14
... XA2C256 CoolRunner-II Automotive CPLD XA2C256 JTAG, Power/Ground, No Connect Pins and Total User I/O Pin Type TCK TDI TDO TMS V (JTAG supply voltage) CCAUX Power internal ( Power Bank 1 I CCIO1 Power Bank 2 I CCIO2 Ground No connects Total user I/O Ordering Information Pin/Ball Part Number ...
Page 15
... TQG144 TQG144 Part Marking for all non chip scale packages Sample package with part marking. Figure 5: Sample Package with Part Marking www.xilinx.com XA2C256 CoolRunner-II Automotive CPLD This line not This line not related to device related to device part number part number 15 ...
Page 16
... XA2C256 CoolRunner-II Automotive CPLD I/O (1) 1 I/O ( I/O (1) 4 I/O ( AUX 6 I/O 7 I/O 8 I/O 9 I/O 10 I/O 11 I/O 12 I/O 13 I/O 14 I/O 15 I/O 16 I/O 17 I/O 18 I/O 19 I/O 20 VCCIO1 21 GND 22 I/O (2) 23 I/O (2) 24 I/O (4) 25 GND 16 VQG100 Top View Figure 6: VQG100 Very Thin Quad Flat Pack www.xilinx.com GND 75 I/O 74 I/O 73 I/O 72 I/O 71 I/O 70 GND 69 I/O 68 I/O 67 I/O 66 ...
Page 17
... Do not drive I/O pins without V 4. Sink current when driving LEDs. Because all Xilinx CPLDs have N-channel pull-down transistors on outputs required that an LED anode is sourced through a resistor externally to V will give the brightest solution. www.xilinx.com XA2C256 CoolRunner-II Automotive CPLD GND 108 NC 107 NC 106 ...
Page 18
... XA2C256 CoolRunner-II Automotive CPLD 5. Avoid pull-down resistors. Always use external pull-up resistors if external termination is required. This is because the CoolRunner-II Automotive CPLD, which includes some I/O driving circuits beyond the input and output buffers, may have contention with external pull-down resistors, and, consequently, the I/O will not switch as expected ...
Page 19
... Change to V DS555 (v1.1) May 5, 2007 Product Specification XA2C256 CoolRunner-II Automotive CPLD To access these and all application notes with their associ- ated reference designs, click the following link and scroll down the page until you find the document you want: CoolRunner-II Data Sheets and Application Notes ...