CY8C20X36A CYPRESS [Cypress Semiconductor], CY8C20X36A Datasheet

no-image

CY8C20X36A

Manufacturer Part Number
CY8C20X36A
Description
CapSense Applications Operating Range: 1.71 V to 5.5 V
Manufacturer
CYPRESS [Cypress Semiconductor]
Datasheet
CapSense Applications
Features
Cypress Semiconductor Corporation
Document Number: 001-54459 Rev. *E
Operating Range: 1.71 V to 5.5 V
Low power CapSense
Powerful Harvard-architecture processor
Flexible on-chip memory
Full-speed USB
Precision, programmable clocking
Programmable pin configurations
Configurable capacitive sensing elements
Supports SmartSense
Supports a combination of CapSense buttons, sliders,
touchpads, touchscreens, and proximity sensors
M8C CPU speed can be up to 24 MHz or sourced by an
external crystal, resonator, or clock signal
Low power at high speed
Interrupt controller
Temperature range: –40 °C to +85 °C
Three program/data storage size options:
• CY8C20x36A: 8 KB flash / 1 KB SRAM
• CY8C20x46A, CY8C20x96A: 16 KB flash/2 KB SRAM
• CY8C20x66A: 32 KB flash/2 KB SRAM
50,000 flash erase/write cycles
Partial flash updates
Flexible protection modes
In-system serial programming (ISSP)
Available on CY8C20646A, CY8C20666A, CY8C20x96A
only
12 Mbps USB 2.0 compliant
Eight unidirectional endpoints
One bidirectional control endpoint
Dedicated 512 byte buffer
Internally regulated at 3.3 V
Internal main oscillator (IMO): 6/12/24 MHz ± 5%
Internal low speed oscillator (ILO) at 32 kHz for watchdog
and sleep timers
Precision 32 kHz oscillator for optional external crystal
0.25% accuracy for USB with no external components
(CY8C20646A, CY8C20666A, CY8C20x96A only)
Up to 36 general-purpose I/Os (GPIOs) (depending on
package)
Dual mode GPIO: All GPIOs support digital I/O and analog
inputs
25-mA sink current on each GPIO
• 120 mA total sink current on all GPIOs
CMOS drive mode – 5 mA source current on ports 0 and 1
and 1 mA on ports 2, 3, and 4
• 20 mA total source current on all GPIOs
Selectable, regulated digital I/O on port 1
Configurable input threshold on port 1
Hot-swap capability on all Port 1 GPIO
Pull-up, high Z, open-drain modes on all GPIOs
®
block
198 Champion Court
Versatile analog mux
Additional system resources
Complete development tools
Package options
Common internal analog bus
Simultaneous connection of I/O
High power supply rejection ratio (PSRR) comparator
Low-dropout voltage regulator for all analog resources
I
• Selectable to 50 kHz, 100 kHz, or 400 kHz
• No clock stretching (under most conditions)
• Implementation during sleep modes with less than 100 µA
• Hardware address validation
SPI master and slave: Configurable 46.9 kHz to 12 MHz
Three 16-bit timers
Watchdog and sleep timers
Internal voltage reference
Integrated supervisory circuit
8 to 10-bit incremental analog-to-digital converter (ADC)
• Not available on CY8x20xx6AN versions
Two general-purpose high speed, low power analog
comparators
Free development tool (PSoC Designer™)
Full-featured, in-circuit emulator (ICE) and programmer
Full-speed emulation
Complex breakpoint structure
128 KB trace memory
CY8C20x36A:
• 16-Pin 3 × 3 × 0.6 mm QFN
• 24-Pin 4 × 4 × 0.6 mm QFN
• 32-Pin 5 × 5 × 0.6 mm QFN
• 48-Pin SSOP
• 48-Pin 7 × 7 × 1.0 mm QFN
CY8C20x46A:
• 16-Pin 3 × 3 × 0.6 mm QFN
• 24-Pin 4 × 4 × 0.6 mm QFN
• 30-Ball WLCSP
• 32-Pin 5 × 5 × 0.6 mm QFN
• 48-Pin SSOP
• 48-Pin 7 × 7 × 1.0 mm QFN (with USB)
CY8C20x96A:
• 24-Pin 4 × 4 × 0.6 mm QFN (with USB)
• 32-Pin 5 × 5 × 0.6 mm QFN (with USB)
CY8C20x66A:
• 32-Pin 5 × 5 × 0.6 mm QFN
• 48-Pin 7 × 7 × 1.0 mm QFN (with USB)
• 48-Pin SSOP
• 30-Ball WLCSP
2
C Slave:
San Jose
CapSense
CY8C20X36A/46A/66A/96A
,
CA 95134-1709
®
Revised September 30, 2010
Applications
408-943-2600
[+] Feedback

Related parts for CY8C20X36A

Related keywords