MPC8358 FREESCALE [Freescale Semiconductor, Inc], MPC8358 Datasheet - Page 76

no-image

MPC8358

Manufacturer Part Number
MPC8358
Description
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC8358CVRADDDA
Manufacturer:
FREESCAL
Quantity:
246
Part Number:
MPC8358CVRADDDA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8358CVRAGDDA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8358CVRAGDGA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8358CVVADDE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8358CVVADDEA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Clocking
Note that lb_clk is not the external local bus or DDRC2 frequency; lb_clk passes through the a LB clock
divider to create the external local bus clock outputs (LSYNC_OUT and LCLK[0:2]). The LB clock
divider ratio is controlled by LCCR[CLKDIV].
In addition, some of the internal units may be required to be shut off or operate at lower frequency than
the csb_clk frequency. Those units have a default clock ratio that can be configured by a memory mapped
register after the device comes out of reset.
frequency.
Table 67
conditions (see
Maximum operating frequencies depend on the part ordered, see
Addressed by this Document”
authorized distributor for more information.
76
1
2
3
e300 core frequency ( core_clk )
Coherent system bus frequency
( csb_clk )
QUICC Engine frequency
( ce_clk )
DDR and DDR2 memory bus frequency
(MCLK)
Local bus frequency
(LCLK n )
PCI input frequency (CLKIN or PCI_CLK)
Security core maximum internal operating frequency
MCLK, LCLK[0:2], and core_clk frequencies do not exceed their respective maximum or minimum operating frequencies.
the csb_clk frequency (depending on RCWL[LBCM]).
The local bus frequency is 1/2, 1/4, or 1/8 of the lb_clk frequency (depending on LCCR[CLKDIV]) which is in turn 1x or 2x
The CLKIN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen such that the resulting csb_clk ,
The DDR data rate is 2x the DDR memory bus frequency.
MPC8358E PowerQUICC™ II Pro Processor Revision 2.1 PBGA Silicon Hardware Specifications, Rev. 1
2
provides the operating frequencies for the PBGA package under recommended operating
3
Table
1
Security Core
PCI and DMA complex
with limitation, only for slow csb_clk rates, up to 166MHz
2). All frequency combinations shown in the table below may not be available.
Table 67. Operating Frequencies for the PBGA Package
Unit
Characteristic
for part ordering details and contact your Freescale Sales Representative or
Table 66. Configurable Clock Units
1
Table 66
Frequency
csb_clk
Default
csb_clk
specifies which units have a configurable clock
/3
Off,
csb_clk
Off,
csb_clk
csb_clk
Section 26.1, “Part Numbers Fully
/3
1
Options
, csb_clk
16.67–133
25–66.67
400 MHz
266–400
133–266
100–133
266
133
/2,
Freescale Semiconductor
Unit
MHz
MHz
MHz
MHz
MHz
MHz
MHz

Related parts for MPC8358