PIC18F2423 MICROCHIP [Microchip Technology], PIC18F2423 Datasheet - Page 269

• Manufacturer Part Number: PIC18F2423
• Description: 28/40/44-Pin, Enhanced Flash Microcontrollers with 12-Bit A/D and nanoWatt Technology
• Manufacturer: MICROCHIP [Microchip Technology]

23.5
The overall structure of the code protection on the
PIC18 Flash devices differs significantly from other
PIC
The user program memory is divided into five blocks.
One of these is a boot block of 2 Kbytes. The remainder
of the memory is divided into four blocks on binary
boundaries.
FIGURE 23-5:
TABLE 23-3:
© 2007 Microchip Technology Inc.
300008h
300009h
30000Ah
30000Bh
30000Ch
30000Dh
Legend: Shaded cells are unimplemented.
Note 1:
®
MCU devices.
File Name
Program Verification and
Code Protection
Unimplemented in PIC18LF2423/4423 devices; maintain this bit set.
(PIC18LF2423/4423)
CONFIG5L
CONFIG5H
CONFIG6L
CONFIG6H
CONFIG7L
CONFIG7H
Unimplemented
Boot Block
16 Kbytes
SUMMARY OF CODE PROTECTION REGISTERS
Read ‘0’s
Block 0
Block 1
MEMORY SIZE/DEVICE
CODE-PROTECTED PROGRAM MEMORY FOR PIC18LF2423/2523/4423/4523
WRTD
Bit 7
CPD
—
—
—
—
(PIC18LF2523/4523)
EBTRB
WRTB
Bit 6
CPB
Unimplemented
—
—
—
Boot Block
32 Kbytes
Read ‘0’s
Block 0
Block 1
Block 2
Block 3
PIC18F2423/2523/4423/4523
WRTC
Bit 5
Preliminary
—
—
—
—
—
000000h
0007FFh
000800h
001FFFh
002000h
003FFFh
004000h
005FFFh
006000h
007FFFh
1FFFFFh
Address
Bit 4
Range
—
—
—
—
—
—
Each of the five blocks has three code protection bits
associated with them. They are:
• Code-Protect bit (CPn)
• Write-Protect bit (WRTn)
• External Block Table Read bit (EBTRn)
Figure 23-5 shows the program memory organization
for 16 and 32-Kbyte devices and the specific code pro-
tection bit associated with each block. The actual
locations of the bits are summarized in Table 23-3.
EBTR3
WRT3
CP3
Bit 3
—
—
—
(Unimplemented Memory Space)
(1)
(1)
(1)
Block Code Protection
CPB, WRTB, EBTRB
CP0, WRT0, EBTR0
CP1, WRT1, EBTR1
CP2, WRT2, EBTR2
CP3, WRT3, EBTR3
EBTR2
Controlled By:
WRT2
CP2
Bit 2
—
—
—
(1)
(1)
(1)
EBTR1
WRT1
Bit 1
CP1
DS39755B-page 267
—
—
—
EBTR0
WRT0
Bit 0
CP0
—
—
—