LPC47M172-NR SMSC [SMSC Corporation], LPC47M172-NR Datasheet - Page 194
LPC47M172-NR
Manufacturer Part Number
LPC47M172-NR
Description
ADVANCED I/O CONTROLLER WITH MOTHERBOARD GLUE LOGIC
Manufacturer
SMSC [SMSC Corporation]
Datasheet
1.LPC47M172-NR.pdf
(227 pages)
- Current page: 194 of 227
- Download datasheet (2Mb)
Advanced I/O Controller with Motherboard GLUE Logic
Datasheet
SMSC/Non-SMSC Register Sets (Rev. 02-27-04)
Table 11.14 - Power Control/Runtime Register Block Logical Device Configuration Registers
CLOCKI32
Default = 0x00
on VTR POR
KRST_GA20
Default = 0x00
on VCC POR,
VTR POR and
HARD RESET
Bits[7:5] reset on
VTR POR only
NAME
NAME
Table 11.13 - Keyboard Logical Device Configuration Registers
REG INDEX
REG INDEX
(R/W)
0xF0
0xF0
R/W
DATASHEET
Bit[0] (CLK32_PRSN)
Bit[1] SPEKEY_EN. This bit is used to turn the logic for
the “wake on specific key” feature on and off. It will
disable the 32kHz clock input to the logic when turned
off. The logic will draw no power when disabled.
Bits[7:2] are reserved
KRESET and GateA20 Select
Bit[7] ISO_MODE
= 0 Mode 1 (default) – Isolate the 8042 in hardware
while the nLPCPD signal is active OR when the
Keyboard and Mouse isolation bits are set by software.
= 1 Mode 2 – Keyboard and mouse isolation bits set
by software only. Note: the input path to the 8042 is
also isolated while the nLPCPD signal is active.
Bit[6] M_ISO. Enables/disables isolation of mouse
signals into 8042. Does not affect MDAT signal to
mouse wakeup (PME) logic.
1=block mouse clock and data signals into 8042
0= do not block mouse clock and data signals into
8042
Bit[5] K_ISO. Enables/disables isolation of keyboard
signals into 8042. Does not affect KDAT signal to
keyboard wakeup (PME) logic.
1=block keyboard clock and data signals into 8042
0= do not block keyboard clock and data signals into
8042
Bit[4] MLATCH
MINT (default)
Bit[3] KLATCH
KINT (default)
Bit[2] Port 92 Select
Bit[1] Reserved
Bit[0] Reserved
= 0 MINT is the 8042 MINT ANDed with Latched
= 1 MINT is the latched 8042 MINT
= 0 KINT is the 8042 KINT ANDed with Latched
= 1 KINT is the latched 8042 KINT
= 0 Port 92 Disabled
= 1 Port 92 Enabled
Page 194
0=32kHz clock is connected to the CLKI32
pin (default)
1=32kHz clock is not connected to the CLKI32
pin (pin is grounded)
0= “Wake on specific key” logic is
on (default)
1= “Wake on specific key” logic is off
DEFINITION
DEFINITION
SMSC LPC47M172
Related parts for LPC47M172-NR
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
FAST ETHERNET PHYSICAL LAYER DEVICE
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
4-PORT USB2.0 HUB CONTROLLER
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
FDC37C672ENHANCED SUPER I/O CONTROLLER WITH FAST IR
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
COM90C66LJPARCNET Controller/Transceiver with AT Interface and On-Chip RAM
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet: