AT89C51CC02CA-TDSUM ATMEL [ATMEL Corporation], AT89C51CC02CA-TDSUM Datasheet - Page 129

no-image

AT89C51CC02CA-TDSUM

Manufacturer Part Number
AT89C51CC02CA-TDSUM
Description
Enhanced 8-bit Microcontroller with CAN Controller and Flash
Manufacturer
ATMEL [ATMEL Corporation]
Datasheet
IT ADC Management
Routine Examples
4126J–CAN–05/06
An interrupt end-of-conversion will occurs when the bit ADEOC is activated and the bit
EADC is set. For re-arming the interrupt the bit ADEOC must be cleared by software.
Figure 55. ADC interrupt structure
Note:
1. Configure P1.2 and P1.3 in ADC channels
// configure channel P1.2 and P1.3 for ADC
// Enable the ADC
2. Start a standard conversion
// The variable ’channel’ contains the channel to convert
// The variable ’value_converted’ is an unsigned int
// Clear the field SCH[2:0]
// Select channel
// Start conversion in standard mode
// Wait flag End of conversion
// Clear the End of conversion flag
// read the value
3. Start a precision conversion (need interrupt ADC)
// The variable ’channel’ contains the channel to convert
// Enable ADC
// clear the field SCH[2:0]
// Select the channel
// Start conversion in precision mode
ADCF = 0Ch
ADCON = 20h
ADCON &= F8h
ADCON |= channel
ADCON |= 08h
while((ADCON & 01h)!= 01h)
ADCON &= EFh
value_converted = (ADDH << 2)+(ADDL)
EADC = 1
ADCON &= F8h
ADCON |= channel
ADCON |= 48h
To enable the ADC interrupt: EA = 1
ADEOC
ADCON.2
EADC
IEN1.1
AT/T89C51CC02
ADCI
129

Related parts for AT89C51CC02CA-TDSUM