X96011_08 INTERSIL [Intersil Corporation], X96011_08 Datasheet
X96011_08
Related parts for X96011_08
X96011_08 Summary of contents
Page 1
Data Sheet Temperature Sensor with Look-Up Table Memory and DAC The X96011 is a highly integrated bias controller which incorporates a digitally controlled Programmable Current Generator and temperature compensation using one look-up table. All functions of the device are ...
Page 2
Block Diagram VOLTAGE REFERENCE TEMPERATURE SENSOR SDA SCL WP A2, A1, A0 Pin Description PIN PIN NUMBER NAME 1 A0 Device Address Select Pin 0. This pin determines the LSB of the device address required to communicate using the 2-wire ...
Page 3
Absolute Maximum Ratings All voltages are referred Temperature under Bias . . . . . . . . . . . . . . . . . . . . . -65°C to +100°C Storage temperature ...
Page 4
D/A Converter Characteristics (See pg. 5 for standard conditions) SYMBOL PARAMETER IFS Iout Full Scale Current Offset Iout D/a Converter Offset Error DAC FSError Iout D/a Converter Full Scale Error DAC DNL Iout D/a Converter DAC Differential Nonlinearity INL Iout ...
Page 5
Interface AC Characteristics SYMBOL PARAMETER t Data In Setup Time SU:DAT t Data In Hold Time HD:DAT t Stop Condition Setup Time SU:STO t Data Output Hold Time DH t Sda And Scl Rise Time R (Note 11) t ...
Page 6
START SCL SDA IN WP SCL SDA 8TH BIT OF LAST BYTE 622 Intersil Sensor Conditioner Product Family INTERNAL TEMPERATURE DEVICE TITLE SENSOR X96010 Sensor Conditioner No with Dual Look-Up Table Memory and DACs X96011 Temperature Yes Sensor with Look- ...
Page 7
Device Description The combination of the X96011 functionality and Intersil’s QFN package lowers system cost, increases reliability, and reduces board space requirements. The on-chip Programmable Current Generator may be independently programmed to either sink or source current. The maximum current ...
Page 8
BYTE MSB ADDRESS 6 7 80h 1 IDS NON-VOLATILE CONTROL Iout Direction Source VOLATILITY 1: Sink 0: VOLATILE 1: NON- DIRECT ACCESS TO THE LUT 81h RESERVED RESERVED VOLATILE OR NON-VOLATILE DIRECT ACCESS TO THE DAC 83h ...
Page 9
Control Register 1 This register is accessed by performing a Read or Write operation to address 81h of memory. This byte’s volatility is determined by bit NV13 in Control register 0. LDA5 - LDA0: LUT DIRECT ACCESS BITS When bit ...
Page 10
IDS: BIT 6 IN CONTROL REGISTER 0. INTERNAL REFERENCE VOLTAGE VOLTAGE DIVIDER DAC INPUT BYTE IFSO[1:0] BITS 1 AND 0 IN CONTROL REGISTER 5 FIGURE 5. D/A CONVERTER BLOCK DIAGRAM LUT Row 6 Selection bits ...
Page 11
By examining the block diagram in Figure 5, we see that the maximum current through pin I is set by fixing values for OUT V(VRef) and R. The output current can then be varied by changing the data byte at ...
Page 12
VOLTAGE V ADCOK 0V CURRENT I X 10% X Serial Stop Condition All communications must be terminated by a STOP condition, which is a LOW to HIGH transition of SDA while SCL is HIGH. The STOP condition is also used ...
Page 13
SCL SDA FIGURE 9. VALID START AND STOP CONDITIONS SCL SDA DATA STABLE FIGURE 10. VALID DATA CHANGES ON THE BUS SCL FROM MASTER SDA OUTPUT FROM TRANSMITTER SDA OUTPUT FROM RECEIVER START FIGURE 11. ACKNOWLEDGE RESPONSE FROM RECEIVER 13 ...
Page 14
ADDRESS CFh LOOK-UP TABLE (LUT) 90h 8Fh CONTROL AND STATUS REGISTERS 80h FIGURE 12. X96011 MEMORY MAP X96011 Memory Map The X96011 contains a 80 byte array of mixed volatile and nonvolatile memory. This array is split up into two ...
Page 15
BYTE LOAD COMPLETED BY ISSUING STOP. ENTER ACK POLLING ISSUE “START” ISSUE SLAVE ISSUE “STOP” ADDRESS BYTE (READ OR WRITE) NO ACK RETURNED? YES HIGH VOLTAGE COMPLETE. CONTINUE COMMAND SEQUENCE. YES CONTINUE NORMAL READ OR WRITE COMMAND SEQUENCE PROCEED FIGURE ...
Page 16
Page Write Operation The 80-byte memory array is physically realized as one contiguous array, organized as 5 pages of 16 bytes each. A “Page Write” operation can be performed to any of the four LUT pages. In order to perform ...
Page 17
A “Byte Write” operation to Control register causes the value in the nonvolatile cells of the other to be recalled into the corresponding volatile cells, as during power-up. When reading either of the control registers 1 or ...
Page 18
Thin Shrink Small Outline Plastic Packages (TSSOP) N INDEX 0.25(0.010) E AREA E1 - 0.05(0.002) SEATING PLANE - -C- α 0.10(0.004) 0.10(0.004 NOTES: 1. These package ...