25LC512-1/MF MICROCHIP [Microchip Technology], 25LC512-1/MF Datasheet - Page 13

no-image

25LC512-1/MF

Manufacturer Part Number
25LC512-1/MF
Description
512 Kbit SPI Bus Serial EEPROM
Manufacturer
MICROCHIP [Microchip Technology]
Datasheet
2.6
The following protection has been implemented to
prevent inadvertent writes to the array:
• The write enable latch is reset on power-up
• A write enable instruction must be issued to set
• After a byte write, page write or STATUS register
• CS must be set high after the proper number of
• Access to the array during an internal write cycle
TABLE 2-4:
© 2007 Microchip Technology Inc.
x = don’t care
the write enable latch
write, the write enable latch is reset
clock cycles to start an internal write cycle
is ignored and programming is continued
(SR bit 1)
WEL
0
1
1
1
Data Protection
WRITE-PROTECT FUNCTIONALITY MATRIX
(SR bit 7)
WPEN
x
0
1
1
1 (high)
0 (low)
(pin 3)
WP
x
x
Protected Blocks
Preliminary
Protected
Protected
Protected
Protected
2.7
The 25XX512 powers on in the following state:
• The device is in low-power Standby mode
• The write enable latch is reset
• SO is in high-impedance state
• A high-to-low-level transition on CS is required to
(CS = 1)
enter active state
25AA512/25LC512
Unprotected Blocks
Power-On State
Protected
Writable
Writable
Writable
STATUS Register
DS22021B-page 13
Protected
Protected
Writable
Writable

Related parts for 25LC512-1/MF