25LC512-1/MF MICROCHIP [Microchip Technology], 25LC512-1/MF Datasheet - Page 16

• Manufacturer Part Number: 25LC512-1/MF
• Description: 512 Kbit SPI Bus Serial EEPROM
• Manufacturer: MICROCHIP [Microchip Technology]

25AA512/25LC512
2.10
The CHIP ERASE instruction will erase all bits (FFh) in
the array. A Write Enable (WREN) instruction must be
given prior to executing a CHIP ERASE. This is done
by setting CS low and then clocking out the proper
instruction into the 25XX512. After all eight bits of the
instruction are transmitted, the CS must be brought
high to set the write enable latch.
The CHIP ERASE instruction is entered by driving the
CS low, followed by the instruction code (Figure 2-10)
onto the SI line.
FIGURE 2-10:
DS22021B-page 16
CHIP ERASE
CHIP ERASE SEQUENCE
SCK
CS
SO
SI
1
0
1
1
Preliminary
High-Impedance
0
2
0
3
The CS pin must be driven high after the eighth bit of
the instruction code has been given or the CHIP
ERASE instruction will not be executed. Once the CS
pin is driven high the self-timed CHIP ERASE instruc-
tion begins. While the device is executing the CHIP
ERASE instruction the WIP bit in the STATUS register
can be read to determine when the CHIP
instruction is complete.
The CHIP ERASE instruction is ignored if either of the
Block Protect bits (BP0, BP1) are not 0, meaning ¼,
½, or all of the array is protected.
0
4
1
5
1
6
1
7
© 2007 Microchip Technology Inc.
ERASE