25LC512-1/MF MICROCHIP [Microchip Technology], 25LC512-1/MF Datasheet - Page 14

• Manufacturer Part Number: 25LC512-1/MF
• Description: 512 Kbit SPI Bus Serial EEPROM
• Manufacturer: MICROCHIP [Microchip Technology]

25AA512/25LC512
2.8
The PAGE ERASE instruction will erase all bits (FFh)
inside the given page. A Write Enable (WREN) instruc-
tion must be given prior to attempting a PAGE ERASE.
This is done by setting CS low and then clocking out
the proper instruction into the 25XX512. After all eight
bits of the instruction are transmitted, the CS must be
brought high to set the write enable latch.
The PAGE ERASE instruction is entered by driving CS
low, followed by the instruction code (Figure 2-8) and
two address bytes. Any address inside the page to be
erased is a valid address.
FIGURE 2-8:
DS22021B-page 14
PAGE ERASE
SCK
SO
CS
SI
PAGE ERASE SEQUENCE
0
0
1
1
0
Instruction
2
0
3
0
4
0
5
High-Impedance
Preliminary
1
6
0
7
15 14 13 12
8
CS must then be driven high after the last bit of the
address or the PAGE ERASE will not execute. Once
the CS is driven high the self-timed PAGE
cycle is started. The WIP bit in the STATUS register
can be read to determine when the PAGE ERASE cycle
is complete.
If a PAGE ERASE instruction is given to an address
that has been protected by the Block Protect bits (BP0,
BP1) then the sequence will be aborted and no erase
will occur.
9 10 11
16-bit Address
21 22 23
2
© 2007 Microchip Technology Inc.
1
0
ERASE