EP9301-EQ CIRRUS [Cirrus Logic], EP9301-EQ Datasheet - Page 14

no-image

EP9301-EQ

Manufacturer Part Number
EP9301-EQ
Description
Entry-level ARM9 System-on-chip Processor
Manufacturer
CIRRUS [Cirrus Logic]
Datasheet
EP9301
Entry Level ARM9 System-on-Chip Processor
Memory Interface
Figure 2
values for the timings of each of the SDRAM modes.
SDRAM Load Mode Register Cycle
14
SDCLK high time
SDCLK low time
SDCLK rise/fall time
Signal delay from SDCLK rising edge time
Signal hold from SDCLK rising edge time
DQMn delay from SDCLK rising edge time
DQMn hold from SDCLK rising edge time
DA valid setup to SDCLK rising edge time
DA valid hold from SDCLK rising edge time
SDWEn
SDCLK
SDCSn
DQMn
RASn
CASn
AD
DA
through
Figure 5
t
clkrf
define the timings associated with all phases of the SDRAM. The following table contains the
Parameter
Figure 2. SDRAM Load Mode Register Cycle Timing Measurement
©
t
d
Copyright 2005 Cirrus Logic (All Rights Reserved)
OP-Code
t
h
Symbol
t
t
clk_high
clk_low
t
t
t
t
t
DQd
DQh
clkrf
DAs
DAh
t
t
d
h
Min
t
clk_low
1
1
2
3
-
-
-
-
-
(t
(t
HCLK
HCLK
Typ
2
-
-
-
-
-
-
t
clk_high
) / 2
) / 2
Max
4
8
8
-
-
-
-
-
-
DS636PP5
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for EP9301-EQ