ZLF645 MAXIM [Maxim Integrated Products], ZLF645 Datasheet - Page 45

no-image

ZLF645

Manufacturer Part Number
ZLF645
Description
Flash MCUs with Learning Amplification
Manufacturer
MAXIM [Maxim Integrated Products]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ZLF645E0H2064G
Manufacturer:
Maxim
Quantity:
419
Part Number:
ZLF645E0H2864G
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
ZLF645E0H4864G
Manufacturer:
Maxim
Quantity:
468
Part Number:
ZLF645E0P2064G
Manufacturer:
Maxim
Quantity:
490
Part Number:
ZLF645E0P2864G
Manufacturer:
Maxim
Quantity:
420
Part Number:
ZLF645E0Q2064G
Manufacturer:
Maxim
Quantity:
28
Part Number:
ZLF645EDH2864G
Manufacturer:
HOLTEK/合泰
Quantity:
20 000
Part Number:
ZLF645EOH2864G
Manufacturer:
ZILOG
Quantity:
20 000
Part Number:
ZLF645EOS2864G
Manufacturer:
ZILOG
Quantity:
20 000
Table 20. Port 3 Register (P3)
PS026408-1208
Bit
Field
Reset
R/W
Address
Bit Position
[7]
[6]
[5]
[4]
Port 3 Register
The Port 3 register (see
write access to the port pins P37 through P34.
R/W
Value
P37
Write
Write
Write
Write
7
0
0
1
0
1
0
1
0
1
Description
Port 3, Pin 7 Output—Writes to this bit do not affect the pin state if write-only
register bit PCON[0] is set to1, which configures P37 as the 
Comparator 1 or IR Amplifier output.
P37 asserted Low if PCON[0]=0.
P37 asserted High if PCON[0]=0.
A read returns the last value written to this bit.
Port 3, Pin 6 Output—Writes to this bit do not affect the pin state if register bits
CTR1[7:6]=01, which configures P36 as the Timer 8 and Timer 16 combined
logic output.
P36 asserted Low.
P36 asserted High.
A read returns the last value written to this bit.
Port 3, Pin 5 Output—Writes to this bit do not affect the pin state if register bit
CTR2[0]=1, which configures P35 as the Timer 16 output.
P35 asserted Low.
P35 asserted High.
A read returns the last value written to this bit.
Port 3, Pin 4 Output—Writes to this bit do not affect the pin state if write only
register bit PCON[0]=1 which configures P34 as a Comparator 2 output, register
bit CTR0[0]=1 which configures P34 as Timer 8 output, or if the device is in ICP
mode as described in the
P34 asserted Low.
P34 asserted High.
A read returns the last value written to this bit.
R/W
P36
6
0
R/W
P35
Table
5
0
Banks 0–3: 03h; Linear: 003h
20) allows read access to port pins P33 through P30 and
R/W
P34
ICP Interface
4
0
R/W
P33
X
3
on page 53.
ZLF645 Series Flash MCUs
R/W
P32
X
2
Product Specification
R/W
P31
X
1
Port 3 Register
R/W
P30
X
0
37

Related parts for ZLF645