MC9S08AW60 FREESCALE [Freescale Semiconductor, Inc], MC9S08AW60 Datasheet - Page 180
![no-image](/images/no-image-200.jpg)
MC9S08AW60
Manufacturer Part Number
MC9S08AW60
Description
Microcontrollers
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet
1.MC9S08AW60.pdf
(324 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC9S08AW60
Manufacturer:
FREESCAL
Quantity:
670
Company:
Part Number:
MC9S08AW60CFDE
Manufacturer:
FREESCALE
Quantity:
1 001
Company:
Part Number:
MC9S08AW60CFGE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC9S08AW60CFGER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08AW60CFUE
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC9S08AW60CPUE
Manufacturer:
TDK-LAMBDA
Quantity:
92
Company:
Part Number:
MC9S08AW60CPUE
Manufacturer:
FREESCALE
Quantity:
4 000
Part Number:
MC9S08AW60CPUE
Manufacturer:
FREESCALE
Quantity:
20 000
Chapter 10 Timer/Pulse-Width Modulator (S08TPMV2)
10.6.3
The meaning of channel interrupts depends on the current mode of the channel (input capture, output
compare, edge-aligned PWM, or center-aligned PWM).
When a channel is configured as an input capture channel, the ELSnB:ELSnA control bits select rising
edges, falling edges, any edge, or no edge (off) as the edge that triggers an input capture event. When the
selected edge is detected, the interrupt flag is set. The flag is cleared by the 2-step sequence described in
Section 10.6.1, “Clearing Timer Interrupt
When a channel is configured as an output compare channel, the interrupt flag is set each time the main
timer counter matches the 16-bit value in the channel value register. The flag is cleared by the 2-step
sequence described in
10.6.4
For channels that are configured for PWM operation, there are two possibilities:
The flag is cleared by the 2-step sequence described in
180
•
•
When the channel is configured for edge-aligned PWM, the channel flag is set when the timer
counter matches the channel value register that marks the end of the active duty cycle period.
When the channel is configured for center-aligned PWM, the timer count matches the channel
value register twice during each PWM cycle. In this CPWM case, the channel flag is set at the start
and at the end of the active duty cycle, which are the times when the timer counter matches the
channel value register.
Channel Event Interrupt Description
PWM End-of-Duty-Cycle Events
Section 10.6.1, “Clearing Timer Interrupt
MC9S08AW60 Data Sheet, Rev 2
Flags.”
Section 10.6.1, “Clearing Timer Interrupt
Flags.”
Freescale Semiconductor
Flags.”