MC9S08AW60 FREESCALE [Freescale Semiconductor, Inc], MC9S08AW60 Datasheet - Page 303
![no-image](/images/no-image-200.jpg)
MC9S08AW60
Manufacturer Part Number
MC9S08AW60
Description
Microcontrollers
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet
1.MC9S08AW60.pdf
(324 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC9S08AW60
Manufacturer:
FREESCAL
Quantity:
670
Company:
Part Number:
MC9S08AW60CFDE
Manufacturer:
FREESCALE
Quantity:
1 001
Company:
Part Number:
MC9S08AW60CFGE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC9S08AW60CFGER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08AW60CFUE
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC9S08AW60CPUE
Manufacturer:
TDK-LAMBDA
Quantity:
92
Company:
Part Number:
MC9S08AW60CPUE
Manufacturer:
FREESCALE
Quantity:
4 000
Part Number:
MC9S08AW60CPUE
Manufacturer:
FREESCALE
Quantity:
20 000
A.11
Table A-15
Freescale Semiconductor
SPI Characteristics
1
2
3
4
5
and
Num
Maximum baud rate must be limited to 5 MHz due to pad input characteristics.
Refer to
All timing is shown with respect to 20% V
pins. All timing assumes slew rate control disabled and high drive strength enabled for SPI output
pins.
Time to data active from high-impedance state.
Hold time to high-impedance state.
10
11
1
2
3
4
5
6
7
8
9
Figure A-16
1
Figure A-16
C
Operating frequency
Cycle time
Enable lead time
Enable lag time
Clock (SPSCK) high time
Master and Slave
Clock (SPSCK) low time Master
and Slave
Data setup time (inputs)
Data hold time (inputs)
Access time, slave
Disable time, slave
Data setup time (outputs)
Data hold time (outputs)
through
through
Characteristic
Table A-15. SPI Electrical Characteristic
Figure A-19
Figure
MC9S08AW60 Data Sheet, Rev 2
4
5
3
A-19.
2
Master
Master
Master
Master
Master
Master
Master
Master
DD
Slave
Slave
Slave
Slave
Slave
Slave
Slave
Slave
describe the timing requirements for the SPI system.
and 70% V
Appendix A Electrical Characteristics and Timing Specifications
Symbol
t
t
t
t
t
t
t
t
SCKH
SCKL
t
t
SI(M)
HI(M)
t
t
SI(S)
HI(S)
Lead
Lead
t
t
t
t
t
SCK
SCK
f
f
Lag
Lag
SO
SO
HO
HO
t
dis
op
op
A
DD
, unless noted; 100 pF load on all SPI
1/2 t
1/2 t
f
Bus
SCK
SCK
Min
–10
–10
1/2
1/2
dc
30
30
30
30
25
25
—
—
—
/2048
2
4
0
– 25
– 25
f
f
2048
Bus
Bus
Max
1/2
1/2
—
—
—
—
—
—
—
—
—
40
40
—
—
—
—
/2
/4
t
t
t
t
Unit
SCK
SCK
SCK
SCK
t
t
Hz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
cyc
cyc
303