MC908QL4 FREESCALE [Freescale Semiconductor, Inc], MC908QL4 Datasheet - Page 198

no-image

MC908QL4

Manufacturer Part Number
MC908QL4
Description
M68HC08 Microcontrollers
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC908QL4MDT
Manufacturer:
FREESCALE
Quantity:
10
Part Number:
MC908QL4MDT
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC908QL4MDW1
Quantity:
11
Development Support
16.3.1.4 Data Format
Communication with the monitor ROM is in standard non-return-to-zero (NRZ) mark/space data format.
Transmit and receive baud rates must be identical.
16.3.1.5 Break Signal
A start bit (0) followed by nine 0 bits is a break signal. When the monitor receives a break signal, it drives
the PTA0 pin high for the duration of approximately two bits and then echoes back the break signal.
16.3.1.6 Baud Rate
The monitor communication baud rate is controlled by the frequency of the external or internal oscillator
and the state of the appropriate pins as shown in
Table 16-1
bus frequency divided by 256 when using an external oscillator. When using the internal oscillator in
forced monitor mode, the effective baud rate is the bus frequency divided by 335.
16.3.1.7 Commands
The monitor ROM firmware uses these commands:
The monitor ROM firmware echoes each received byte back to the PTA0 pin for error checking. An 11-bit
delay at the end of each command allows the host to send a break character to cancel the command. A
delay of two bit times occurs before each echo and before READ, IREAD, or READSP data is returned.
The data returned by a read command appears after the echo of the last byte of the command.
198
READ (read memory)
WRITE (write memory)
IREAD (indexed read)
IWRITE (indexed write)
READSP (read stack pointer)
RUN (run user program)
also lists the bus frequencies to achieve standard baud rates. The effective baud rate is the
Wait one bit time after each echo before sending the next byte.
START
BIT
0
BIT 0
1
2
BIT 1
MISSING STOP BIT
3
Figure 16-13. Monitor Data Format
Figure 16-14. Break Transaction
4
BIT 2
MC68HC908QL4 Data Sheet, Rev. 7
5
6
BIT 3
7
BIT 4
NOTE
Table
BIT 5
16-1.
APPROXIMATELY 2 BITS DELAY
BEFORE ZERO ECHO
BIT 6
0
1
BIT 7
2
3
STOP
BIT
4
START
NEXT
5
BIT
6
Freescale Semiconductor
7

Related parts for MC908QL4