24LC16 MicrochipTechnology, 24LC16 Datasheet - Page 7
![no-image](/images/no-image-200.jpg)
24LC16
Manufacturer Part Number
24LC16
Description
16K2.5VI2COSerialEEPROM
Manufacturer
MicrochipTechnology
Datasheet
1.24LC16.pdf
(12 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
24LC16
Manufacturer:
CONEXANT
Quantity:
72
Company:
Part Number:
24LC16
Manufacturer:
ATMEL
Quantity:
1 354
Part Number:
24LC16
Manufacturer:
ATC
Quantity:
20 000
Part Number:
24LC16-I
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
24LC164/SN
Manufacturer:
NEC
Quantity:
50
Company:
Part Number:
24LC164I/P
Manufacturer:
QTC
Quantity:
5 510
Part Number:
24LC168-I/SN
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
24LC16A
Manufacturer:
ATC
Quantity:
20 000
Part Number:
24LC16B-E/P
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
FIGURE 7-1:
FIGURE 7-2:
FIGURE 7-3:
8.0
8.1
This is a Bi-directional pin used to transfer addresses
and data into and data out of the device. It is an open
drain terminal, therefore the SDA bus requires a pullup
resistor to V
kHz).
For normal data transfer SDA is allowed to change only
during SCL low.
reserved for indicating the START and STOP condi-
tions.
8.2
This input is used to synchronize the data transfer from
and to the device.
1996 Microchip Technology Inc.
BUS ACTIVITY
MASTER
SDA LINE
BUS ACTIVITY
PIN DESCRIPTIONS
SDA Serial Address/Data Input/Output
SCL Serial Clock
CC
BUS ACTIVITY
MASTER
SDA LINE
BUS ACTIVITY
(typical 10K for 100 kHz, 1K for 400
BUS ACTIVITY
MASTER
SDA LINE
BUS ACTIVITY
CURRENT ADDRESS READ
RANDOM READ
SEQUENTIAL READ
Changes during SCL high are
CONTROL
BYTE
S
T
A
R
T
S
A
C
K
CONTROL
BYTE
DATA n
S
S
T
A
R
T
A
C
K
CONTROL
A
C
K
ADDRESS (n)
BYTE
WORD
DATA n + 1
8.3
This pin must be connected to either V
If tied to Vss normal memory operation is enabled
(read/write the entire memory 000-7FF).
If tied to V
entire memory will be write-protected. Read operations
are not affected.
This feature allows the user to use the 24LC16B as a
serial ROM when WP is enabled (tied to V
8.4
These pins are not used by the 24LC16B. They may
be left floating or tied to either V
A
C
K
S
T
A
R
T
S
A
C
K
A
C
K
CONTROL
DATA n + 2
WP
A0, A1, A2
BYTE
CC
, WRITE operations are inhibited. The
DATA n
A
C
K
A
C
K
DATA (n)
24LC16B
SS
DATA n + X
N
O
C
A
K
or V
P
S
T
O
P
N
O
C
DS20070G-page 7
A
K
SS
CC
S
T
O
P
P
or V
.
CC
).
N
O
A
C
K
CC
S
T
O
P
P
.