L3030 STMicroelectronics, L3030 Datasheet
L3030
Available stocks
Related parts for L3030
L3030 Summary of contents
Page 1
... THERMAL OVERLOAD INDICATION SURFACE MOUNT PACKAGE (PLCC44 + PowerSO-20) DESCRIPTION The ST SLIC KIT (L3000S/L3030 set of solid state devices designed to integratemain of the fun- ctions needed to interface a telephone line. It con- sists of 2 integrated devices : the L3000S line interface circuit and the L3030 control unit. ...
Page 2
... L3000S - L3030 PIN CONNECTIONS (top view) PLCC44 N. TIP 3 18 MNT BGND BIM D97TL290 PowerSO-20 (slug-down) 2/29 FLEXIWATT15 RING BIM BGND ...
Page 3
... Notes: 1) Unless otherwise specified all the diagrams in this datasheet refers to the FLEXIWATT15 pin connection. 2) All informations relative to the PowerSO-20 package option should be considered as advanced information on a new product now in development or undergoing evaluation. Details are subject to change without notice. L3000S - L3030 Description is the current sourced ...
Page 4
... L3000S - L3030 PIN DESCRIPTION (L3030) Pin Symbol 1 TST This pin is connected internally for test purpose. It should not be used as a tie point for external components. 2 REF Bias Set 3 AGND Analog Ground 4 VSS – VDD + 5V 6 N.C. Not connected. 7 CZS AC Feedback Input 8 ACF ...
Page 5
... L3000S BLOCK DIAGRAM L3030 BLOCK DIAGRAM L3000S - L3030 5/29 ...
Page 6
... In order to carry out the different possible opera- tions, the L3000S has several different working sta- tes.Each stateis definedby the voltagerespectively applied by pins 27 and 28 of L3030 to the pins 11 and 12 of L3000S. Three different voltage levels (– are avai- lable at each connection, so defining nine possible ...
Page 7
... In PD the power consumption on VB- is re- duced to zero, and the L3000S is completely swit- ched off. The SBYstatus shouldbe used when the telephone Figure Characteristics in Stand-byMode. Pin 28 of L3030 / Pin 12 of L3000S + 3 0 Conversation in Normal Battery Direct Polarity Conversation in Boost ...
Page 8
... L3030 Serial Digital Interface has the first two bits (BIT0R and BIT1R) equal to ”0”. Settingto 0 all the 8 bits of the command sent to the digital interface of L3030, the bias currents of both L3000S and L3030 are reduced and only some parts of the two circuits are active similarly to the stand-by mode ...
Page 9
... CINT (see the external component list of L3030). The SLIC also provides, in the transmit direction (fromline to 4-wire side), an amplifier to insert anex- ternal notch filter (series resonator) for suppressing the 12/16kHz residual signal ...
Page 10
... L3000S - L3030 Figure Characteristic for 2 x 200 ohm Feeding System. Figure Characteristic for 2 x 400 ohm Feeding System. Figure 7 : Line Current Versus Loop Resistance, RFS = 200 , R 10/ – = –48V ...
Page 11
... NCS signal. When EIA signal is high data are transferred from the L3030 selected by NCS tied to low level to the card controller. The L3030 status is described by five bits contained in the output register ; the NCS ...
Page 12
... To set RIN G mode at l east one of the three last bi ts (BIT 5R, BIT 6R, BIT 7R) must be set addi IT0R must be set The description of the commands is ref erred to the system L3030 + LINE IN TERF ACE module. 7. The bit BIT 2T is set hen the SLI C is oper ating in Conver sation Mode and into the l imiti ng curr ent region (short loop) ...
Page 13
... Figure 8 : Writing Operation Timing (serial mode). Figure 9 : Reading Operation Timing (serial mode). L3000S - L3030 13/29 ...
Page 14
... CI Timing 21 DCKL Ring 19 NCS On-hook/off-hook 20 DIO Ground Key Note : 1. The description of the commands is referred to the system L3030 + LINE INTERFACE module. DIGITAL INTERFACE ELECTRICAL CHARACTERISTICS ( 5V – 5V amb Symbol Parameter STATIC ELECTRICAL CHARACTERISTICS Vil Input Voltage at Logical ”0” ...
Page 15
... AC impedanceat line terminals, ZML, to which the return loss measurement references.It can be real (typically 600 ohm) or complex. - the equivalent AC impedance of the line Zline, when evaluating the trans hybrid loss (2/4 wire L3000S - L3030 Test Conditions Min. Typ. 1 750 300 ...
Page 16
... L3000S - L3030 EXTERNAL COMPONENT LIST FOR THE LINE INTERFACE Component Pin Ref. L3000S 10 RREF 1, CDVB 3 CVB+ 0.1 F – 100V (1) 8 CVB– 0.1 F – 100V ( L3030 (PLCC44) 4-3 CVSS 5-3 CVDD 7-8 RR 16K (range 50K 15-17 RDC 2 x (RFS – RP1) 7-15 CAC1 (3) x 6.28 14-15 CAC2 ...
Page 17
... Figure 10 : Typical Application Schematic Diagram. Figure 11 : Typical Application Schematic Diagram without Capacitor Multiplier. L3000S - L3030 L3000S L3000S 17/29 ...
Page 18
... Receiving Gain Flatness No tes : 1. The data into t he digital interface of L3030 are send i n serial mode ormat of dat a is the foll ow ing : a) DAT the bit at left side is BIT 0 of the wri ting w ord, whil e the bit at the ri ght ...
Page 19
... Iline = 30mA, ZML = 600 48 Both Direction V = 950mVrms Note 2 1.7 TTXin Note 3 4.5 Dist. ttx Filt = 0 @ 16kHz Note 4 Pin 33 of L3030 100 Vso = 0dBm f = 1020Hz Norm. Polarity – 0.66 – 0.16 + 0.34 Vri = 0dBm f = 1020Hz Norm. Polarity – 0.27 + 0. 3400Hz Vs = 100mVrms 19 Rloop > 100k 17 Rloop = 1k 56 Rloop = ...
Page 20
... Current = 0mA I Positive Battery Supply Current Line BAT+ Current = 0mA NB = Normal Batter Boosted Bat tery Figure 12 : Slic Test Circuit Schematic. 20/29 Test Conditions Min. Pin 41 of L3030 100 (1T) fring = 16Hz T = 1/fring Ring Trip not Confirmed Stand-by Conversation (NB/BB) Ringing Stand-by Conversation (NB/BB) Ringing ...
Page 21
... Figure 13: Typical application schematic with 2 nd generation COMBO. CDVB L3000S - L3030 21/29 ...
Page 22
... L3000S - L3030 Figure 14: Typical application schematic with 1 22/29 st generation COMBO. CDVB ...
Page 23
... GIN TEST CIRCUITS Figure 1 : Symmetry to Ground. Figure 3 : Trans-hybrid Loss THL 20 log APPENDIX Figure Return Loss log R 20 log | Figure 4 : SendingGain log L3000S - L3030 23/29 ...
Page 24
... L3000S - L3030 TEST CIRCUITS (continued) Figure 5 : Receiving Gain log Figure 7 : Longitudinalto Transversal Conversion log Figure 9 : TTX Level at Line Terminals. 24/29 Figure 6 : SVRR Relative to Battery Voltage VB– SVRR 20 log Figure 8 : Transversal to Longitudinal Conversion ...
Page 25
... PLCC44 PACKAGE MECHANICAL DATA mm DIM. MIN. TYP. A 17.4 B 16.51 C 3.65 D 4.2 d1 2.59 d2 0.68 E 14.99 e 1.27 e3 12.7 F 0. 1.16 M1 1.14 inch MAX. MIN. TYP. 17.65 0.685 16.65 0.650 3.7 0.144 4.57 0.165 2.74 0.102 0.027 16 0.590 0.050 0.500 0.018 0.028 0.101 0.046 0.045 L3000S - L3030 MAX. 0.695 0.656 0.146 0.180 0.108 0.630 0.004 25/29 ...
Page 26
... L3000S - L3030 FLEXIWATT 15 PACKAGE MECHANICAL DATA mm DIM. MIN. TYP 0. 1.77 G1 26.77 H1 29.00 H2 28.00 H3 17.00 H4 0.80 L 19.05 L1 1.10 L2 2.60 L3 15. Dia1 13. Dia.2 Dia 26/29 MAX. MIN. 5.00 1.90 0.1 4 (typ.) 0.57 1.9 2.03 0.070 19.95 0.75 1.40 0.043 2.90 0.102 15.65 0.604 10 6.8 3.8 H4 Dia inch TYP. MAX. 0.196 0.074 0.004 ...
Page 27
... MAX. MIN. 3.70 0.25 0 0.53 0.016 0.32 0.009 16.00 0.622 9.80 0.37 14.50 0.547 11.10 0.429 2.90 6.20 0.228 0.10 0 1.10 1.10 0.031 10 (Max.) 8 (Max.) E3 (slug width DETAILA E 10 DETAILA E1 0.35 Gage Plane S 11 PSO20DME L3000S - L3030 inch TYP. MAX. 0.145 0.01 0.021 0.012 0.63 0.385 0.57 0.05 0.45 0.437 0.114 0.244 0.004 0.043 0.043 SEATING PLANE (COPLANARITY) 27/29 ...
Page 28
... L3000S - L3030 PowerSO20 (slug-down) PACKAGE MECHANICAL DATA mm DIM. MIN. TYP 0. 0.40 c 0.23 D (1) 15.80 E 13.90 e 1.27 e3 11.43 E1 (1) 10. 0. 10.0 (1) ”D and E1” do not include mold flash or protrusions - Mold flash or protrusions shall not exceed 0.15mm (0.006” DETAIL A e3 ...
Page 29
... SGS-THOMSON Microelectronics – Printed in Italy – All Rights Reserved PowerSO-20 SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S. Trademark of the SGS-THOMSON Microelectronics L3000S - L3030 29/29 ...