K4T1G044QM Samsung, K4T1G044QM Datasheet - Page 13
![no-image](/images/manufacturer_photos/0/5/577/samsung_sml.jpg)
K4T1G044QM
Manufacturer Part Number
K4T1G044QM
Description
1Gb M-die DDR2 SDRAM Specification
Manufacturer
Samsung
Datasheet
1.K4T1G044QM.pdf
(29 pages)
1Gb M-die DDR2 SDRAM
Differential input AC logic Level
Notes:
1. V
LDQS or UDQS) and V
(AC) - V
2. The typical value of V
in VDDQ . V
Differential AC output parameters
Note :
1. The typical value of V
in VDDQ . V
V
Symbol
Symbol
V
V
ID
OX
ID(AC)
IX(AC)
(AC) specifies the input differential voltage |V
(AC)
IL
(AC).
IX
OX
(AC) indicates the voltage at which differential input signals must cross.
AC differential cross point voltage
(AC) indicates the voltage at which differential output signals must cross.
AC differential cross point voltage
AC differential input voltage
CP
OX
IX
V
(AC) is expected to be about 0.5 * VDDQ of the transmitting device and V
V
is the complementary input signal (such as CK, DQS, LDQS or UDQS). The minimum value is equal to V
(AC) is expected to be about 0.5 * VDDQ of the transmitting device and V
CP
TR
Parameter
Parameter
< Differential signal levels >
TR
-V
CP
0.5 * VDDQ - 0.175
0.5 * VDDQ - 0.125
| required for switching, where V
Page 13 of 29
V
V
DDQ
SSQ
V
Min.
Min.
ID
0.5
0.5 * VDDQ + 0.175
0.5 * VDDQ + 0.125
V
DDQ
V
Max.
Max.
IX or
+ 0.6
TR
Crossing point
is the true input signal (such as CK, DQS,
V
OX
OX
IX
(AC) is expected to track variations
(AC) is expected to track variations
Units
Units
V
V
V
Rev.1.1 Jan. 2005
DDR2 SDRAM
Notes
Note
1
2
1
IH