74HC573DB,118 NXP Semiconductors, 74HC573DB,118 Datasheet

IC LATCH TRANSP OCT D 3ST 20SSOP

74HC573DB,118

Manufacturer Part Number
74HC573DB,118
Description
IC LATCH TRANSP OCT D 3ST 20SSOP
Manufacturer
NXP Semiconductors
Series
74HCr
Datasheet

Specifications of 74HC573DB,118

Logic Type
D-Type Transparent Latch
Circuit
8:8
Output Type
Tri-State
Voltage - Supply
2 V ~ 6 V
Independent Circuits
1
Delay Time - Propagation
14ns
Current - Output High, Low
7.8mA, 7.8mA
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Package / Case
20-SSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
74HC573DB-T
74HC573DB-T
935175080118
1. General description
2. Features
The 74HC573; 74HCT573 is a high-speed Si-gate CMOS device and is pin compatible
with Low-power Schottky TTL (LSTTL).
The 74HC573; 74HCT573 has octal D-type transparent latches featuring separate D-type
inputs for each latch and 3-state true outputs for bus oriented applications. A latch enable
(LE) input and an output enable (OE) input are common to all latches.
When LE is HIGH, data at the Dn inputs enter the latches. In this condition the latches are
transparent, i.e. a latch output will change state each time its corresponding D input
changes.
When LE is LOW the latches store the information that was present at the D-inputs a
set-up time preceding the HIGH-to-LOW transition of LE. When OE is LOW, the contents
of the 8 latches are available at the outputs. When OE is HIGH, the outputs go to the
high-impedance OFF-state. Operation of the OE input does not affect the state of the
latches.
The 74HC573; 74HCT573 is functionally identical to:
74HC573; 74HCT573
Octal D-type transparent latch; 3-state
Rev. 03 — 17 January 2006
Inputs and outputs on opposite sides of package allowing easy interface with
microprocessors
Useful as input or output port for microprocessors and microcomputers
3-state non-inverting outputs for bus oriented applications
Common 3-state output enable input
Functionally identical to 74HC563; 74HCT563 and 74HC373; 74HCT373
Complies with JEDEC standard no. 7A
ESD protection:
Specified from 40 C to +85 C and from 40 C to +125 C
74HC563; 74HCT563, but inverted outputs
74HC373; 74HCT373, but different pin arrangement
HBM EIA/JESD22-A114-C exceeds 2000 V
MM EIA/JESD22-A115-A exceeds 200 V
Product data sheet

Related parts for 74HC573DB,118

74HC573DB,118 Summary of contents

Page 1

Octal D-type transparent latch; 3-state Rev. 03 — 17 January 2006 1. General description The 74HC573; 74HCT573 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). The 74HC573; 74HCT573 has octal D-type ...

Page 2

Philips Semiconductors 3. Quick reference data Table 1: GND = Symbol Parameter 74HC573 t PHL, t PLH 74HCT573 t PHL, t PLH [ ...

Page 3

Philips Semiconductors Table 2: Ordering information Type number Package Temperature range Name 74HCT573 74HCT573N +125 C 74HCT573D +125 C 74HCT573DB +125 C 74HCT573PW +125 C 74HCT573BQ 40 C ...

Page 4

Philips Semiconductors Fig 2. Logic symbol LATCH LATCH Fig 4. Logic diagram 74HC_HCT573_3 Product data sheet ...

Page 5

Philips Semiconductors 6. Pinning information 6.1 Pinning GND Fig 5. Pin configuration DIP20, SO20, 6.2 Pin description Table 3: Symbol GND LE ...

Page 6

Philips Semiconductors Table 3: Symbol Functional description Table 4: Operating mode Enable and read register (transparent mode) Latch and read register Latch register and disable outputs [ HIGH voltage level; ...

Page 7

Philips Semiconductors Table 5: In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter P tot [1] For DIP20 package: P [2] For SO20 package: P [3] For SSOP20 ...

Page 8

Philips Semiconductors 10. Static characteristics Table 7: Static characteristics 74HC573 At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter amb V HIGH-state input voltage IH V LOW-state input voltage IL ...

Page 9

Philips Semiconductors Table 7: Static characteristics 74HC573 At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter V LOW-state output voltage OL I input leakage current LI I OFF-state output current OZ I quiescent supply ...

Page 10

Philips Semiconductors Table 8: Static characteristics 74HCT573 At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter V HIGH-state output voltage LOW-state output voltage input leakage current LI I ...

Page 11

Philips Semiconductors Table 8: Static characteristics 74HCT573 At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter +125 C amb V HIGH-state input voltage IH V LOW-state input voltage IL ...

Page 12

Philips Semiconductors Table 9: Dynamic characteristics 74HC573 Voltages are referenced to GND (ground = 0 V); C Symbol Parameter t , 3-state output disable time PHZ t PLZ t , output transition time THL t TLH t ...

Page 13

Philips Semiconductors Table 9: Dynamic characteristics 74HC573 Voltages are referenced to GND (ground = 0 V); C Symbol Parameter t , output transition time THL t TLH t pulse width LE HIGH W t set-up time ...

Page 14

Philips Semiconductors Table 9: Dynamic characteristics 74HC573 Voltages are referenced to GND (ground = 0 V); C Symbol Parameter t pulse width LE HIGH W t set-up time hold time [1] ...

Page 15

Philips Semiconductors Table 10: Dynamic characteristics 74HCT573 Voltages are referenced to GND (ground = 0 V); C Symbol Parameter +85 C amb t , propagation delay PHL t PLH t , propagation delay ...

Page 16

Philips Semiconductors 12. Waveforms Fig 7. Propagation delay data input (Dn) to output (Qn) and output transition time Fig 8. Pulse width latch enable input (LE), propagation delay latch enable input (LE) to 74HC_HCT573_3 Product data sheet Dn input V ...

Page 17

Philips Semiconductors Fig 9. 3-state enable and disable times Fig 10. Set-up and hold times for data input (Dn) to latch input (LE) Table 11: Type 74HC573 74HCT573 74HC_HCT573_3 Product data sheet input V M GND t ...

Page 18

Philips Semiconductors Fig 11. Load circuitry for measuring switching times Table 12: Type 74HC573 74HCT573 74HC_HCT573_3 Product data sheet negative V M pulse positive ...

Page 19

Philips Semiconductors 13. Package outline DIP20: plastic dual in-line package; 20 leads (300 mil pin 1 index 1 DIMENSIONS (inch dimensions are derived from the original mm dimensions UNIT max. min. max. ...

Page 20

Philips Semiconductors SO20: plastic small outline package; 20 leads; body width 7 pin 1 index 1 e DIMENSIONS (inch dimensions are derived from the original mm dimensions) A UNIT max. ...

Page 21

Philips Semiconductors SSOP20: plastic shrink small outline package; 20 leads; body width 5 pin 1 index 1 e DIMENSIONS (mm are the original dimensions) A UNIT max. 0.21 1.80 mm ...

Page 22

Philips Semiconductors TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4 pin 1 index 1 DIMENSIONS (mm are the original dimensions) A UNIT max. 0.15 0.95 mm ...

Page 23

Philips Semiconductors DHVQFN20: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 x 4.5 x 0.85 mm terminal 1 index area terminal 1 index area ...

Page 24

Philips Semiconductors 14. Abbreviations Table 13: Abbreviations Acronym Description CMOS Complementary Metal Oxide Semiconductor ESD ElectroStatic Discharge HBM Human Body Model TTL Transistor-Transistor Logic MM Machine Model 15. Revision history Table 14: Revision history Document ID Release date Data sheet ...

Page 25

Philips Semiconductors 16. Data sheet status [1] Level Data sheet status Product status I Objective data Development II Preliminary data Qualification III Product data Production [1] Please consult the most recently issued data sheet before initiating or completing a design. ...

Page 26

Philips Semiconductors 21. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features . . . . . . . . ...

Related keywords