74HCT373D,653 NXP Semiconductors, 74HCT373D,653 Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
74HCT373D,653
Manufacturer Part Number
74HCT373D,653
Description
IC LATCH TRANSP OCT D 3ST 20SOIC
Manufacturer
NXP Semiconductors
Series
74HCTr
Type
D-Typer
Datasheet
1.74HC373PW118.pdf
(26 pages)
Specifications of 74HCT373D,653
Logic Type
D-Type Transparent Latch
Package / Case
20-SOIC (7.5mm Width)
Circuit
8:8
Output Type
Tri-State
Voltage - Supply
4.5 V ~ 5.5 V
Independent Circuits
1
Delay Time - Propagation
33ns
Current - Output High, Low
6mA, 6mA
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Number Of Circuits
8
Logic Family
74HCT
Polarity
Non-Inverting
High Level Output Current
- 6 mA
Low Level Output Current
6 mA
Propagation Delay Time
14 ns
Supply Voltage (max)
5.5 V
Supply Voltage (min)
4.5 V
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Number Of Bits
8
Number Of Elements
1
Latch Mode
Transparent
Technology
CMOS
Package Type
SO
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (max)
5.5V
Operating Temp Range
-40C to 125C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
20
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
568-1540-2
74HCT373D-T
933715580653
74HCT373D-T
933715580653
NXP Semiconductors
6. Functional description
Table 3.
[1]
7. Limiting values
Table 4.
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
[1]
[2]
[3]
[4]
74HC_HCT373
Product data sheet
Operating mode
Enable and read register
(transparent mode)
Latch and read register
Latch register and disable
outputs
Symbol
V
I
I
I
I
I
T
P
IK
OK
O
CC
GND
stg
CC
tot
H = HIGH voltage level;
h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition;
L = LOW voltage level;
I = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition;
X = don’t care;
Z = high-impedance OFF-state.
For DIP20 package: P
For SO20: P
For SSOP20 and TSSOP20 packages: P
For DHVQFN20 package: P
Function table
Limiting values
Parameter
supply voltage
input clamping current
output clamping current
output current
supply current
ground current
storage temperature
total power dissipation
tot
derates linearly with 8 mW/K above 70 °C.
6.1 Function table
tot
derates linearly with 12 mW/K above 70 °C.
[1]
tot
Control
OE
L
L
H
derates linearly with 4.5 mW/K above 60 °C.
tot
All information provided in this document is subject to legal disclaimers.
derates linearly with 5.5 mW/K above 60 °C.
LE
H
L
X
Rev. 4 — 3 September 2010
Conditions
V
V
V
I
O
O
DIP20 package
SO20 package
SSOP20 package
TSSOP20 package
DHVQFN20 package
< −0.5 V or V
< −0.5 V or V
= −0.5 V to (V
I
l
Input
Dn
L
H
h
X
O
> V
CC
> V
CC
+ 0.5 V)
CC
+ 0.5 V
+ 0.5 V
74HC373; 74HCT373
Octal D-type transparent latch; 3-state
Internal latches
L
H
L
H
X
[1]
[2]
[3]
[3]
[4]
Min
−0.5
-
-
-
-
-
−65
-
-
-
© NXP B.V. 2010. All rights reserved.
Output
Qn
L
H
L
H
Z
Max
+7
±20
±20
±35
+70
−70
+150
750
500
500
500
500
Unit
V
mA
mA
mA
mA
mA
°C
mW
mW
mW
mW
mW
5 of 26