74LV259DB,112 NXP Semiconductors, 74LV259DB,112 Datasheet - Page 10
![IC 8BIT ADDRESSABLE LATCH 16SSOP](/photos/6/52/65289/16-ssop_sot338-1_sml.jpg)
74LV259DB,112
Manufacturer Part Number
74LV259DB,112
Description
IC 8BIT ADDRESSABLE LATCH 16SSOP
Manufacturer
NXP Semiconductors
Series
74LVr
Datasheet
1.74LV259DB118.pdf
(19 pages)
Specifications of 74LV259DB,112
Logic Type
D-Type, Addressable
Package / Case
16-SSOP
Circuit
1:8
Output Type
Standard
Voltage - Supply
1 V ~ 3.6 V
Independent Circuits
1
Delay Time - Propagation
36ns
Current - Output High, Low
6mA, 6mA
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Number Of Circuits
1
Logic Family
LV
Polarity
Non-Inverting
High Level Output Current
- 6 mA
Low Level Output Current
6 mA
Propagation Delay Time
17 ns at 3.3 V
Supply Voltage (max)
3.6 V
Supply Voltage (min)
1 V
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
568-2948-5
935166060112
935166060112
NXP Semiconductors
74LV259_3
Product data sheet
Fig 9. The conditional reset input (MR) to output (Qn) propagation delays
Fig 10. The data set-up and hold times for the D input to the LE input
Fig 11. The address input set-up and hold times for the An inputs to the LE input
Measurement points are given in
V
Measurement points are given in
V
Measurement points are given in
V
OL
OL
OL
and V
and V
and V
OH
OH
OH
are typical voltage output levels that occur with the output load.
are typical voltage output levels that occur with the output load.
are typical voltage output levels that occur with the output load.
Qn output
LE input
D input
An input
LE input
Qn output
MR input
Table
Table
Table
GND
GND
V
V
GND
GND
V
V
V
V
CC
CC
OH
CC
CC
OL
9.
9.
9.
GND
V
V
V
CC
OH
OL
Rev. 03 — 2 January 2008
Q = D
V
t
su
M
V
M
V
V
t
M
ADDRESS STABLE
M
t
su
PHL
t
W
t
V
h
M
V
M
V
M
t
h
001aah124
t
Q = D
su
001aah126
001aah125
t
h
8-bit addressable latch
© NXP B.V. 2008. All rights reserved.
74LV259
10 of 19