ZL50031QEG1 ZARLINK [Zarlink Semiconductor Inc], ZL50031QEG1 Datasheet - Page 19

no-image

ZL50031QEG1

Manufacturer Part Number
ZL50031QEG1
Description
Flexible 4 K x 2 K Channel Digital Switch with H.110 Interface and 2 K x 2 K Local Switch
Manufacturer
ZARLINK [Zarlink Semiconductor Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ZL50031QEG1
Manufacturer:
ZARLINK
Quantity:
431
is high, all the backplane CT-Bus and local ST-BUS I/O drivers are controlled on a per-channel basis by backplane
and local connection memories, respectively. By programming BTM2-0 bits to “110” in the backplane connection
memory, the user can control the per-channel input (can be used for high impedance) on the backplane interface.
For the local interface, users can program LTM2 -0 bits to “110” in the local connection memory to control the per-
channel input (can be used for high impedance). See Table 10 on page 37 for the content of the BPM register.
12.0
The backplane connection memory controls the switching configuration of the backplane interface. Locations in the
backplane connection memory are associated with particular BSTio streams.
The BTM2 - 0 bits of each backplane connection memory entry allow the per-channel selection from message
mode, connection mode, constant delay, variable delay or bit error test mode. The backplane connection memory is
also where the BSTio channels are set to be either inputs or outputs. See Table 24 on page 51 for the per-channel
control functions.
In the switching mode, the contents of the backplane connection memory stream address bits (BSAB4-0) and
channel address bits (BCAB7-0) define the source information (stream and channel) of the time slot that will be
switched to the backplane BSTio streams. During message mode, the 8 least significant bits of the backplane
connection memory will be transferred to the BSTio pins.
Notes:
1. A13 must be high for access to data and connection memory positions. A13 must be low for access to registers.
2. Channels 0 to 31 are used when serial stream is at 2 Mbps.
3. Channels 0 to 63 are used when serial stream is at 4 Mbps.
4. Channels 0 to 127 are used when serial stream is at 8 Mbps.
5. Channels 0 to 255 are used when serial stream is at 16 Mbps.
6. The local side uses Streams 0 to 15 only while the backplane uses streams 0 to 31.
(Note 1)
A13
1
1
1
1
1
1
1
1
1
1
1
1
1
1
.
.
.
.
.
.
.
Backplane Connection Memory
A12
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
.
.
.
.
.
.
A11
1.
0
0
0
0
0
0
0
0
1
1
1
1
1
1
.
.
.
.
.
.
Stream Address (ST0-31)
A10
0
0
0
0
1
1
1
1
0
1
0
1
1
1
1
.
.
.
.
.
.
Table 7 - Address Map for Memory Locations (A13 = 1)
A9
0
0
1
1
0
0
1
1
0
1
1
0
0
1
1
.
.
.
.
.
.
A8
0
1
0
1
0
1
0
1
0
1
1
0
1
0
1
.
.
.
.
.
.
Stream 15
Stream 27
Stream 28
Stream 29
Stream 30
Stream 31
Stream #
Stream 0
Stream 1
Stream 2
Stream 3
Stream 4
Stream 5
Stream 6
Stream 7
Stream 8
(Note 6).
.
.
.
.
.
Zarlink Semiconductor Inc.
ZL50031
A7
0
0
0
0
0
0
0
0
0
0
1
1
.
.
.
.
.
.
.
.
.
19
A6
0
0
0
0
0
0
0
0
1
1
1
1
.
.
.
.
.
.
.
.
.
A5
0
0
0
0
1
1
1
1
1
1
1
1
.
.
.
.
.
.
.
.
.
A4
0
0
1
1
0
0
1
1
1
1
1
1
.
.
.
.
.
.
.
.
Channel Address (Ch0-255)
A3
0
0
1
1
0
0
1
1
1
1
1
1
.
.
.
.
.
.
.
.
.
A2
0
0
1
1
0
0
1
1
1
1
1
1
.
.
.
.
.
.
.
.
.
A1
0
0
1
1
0
0
1
1
1
1
1
1
.
.
.
.
.
.
.
.
.
A0
0
1
0
1
0
1
0
1
0
1
0
1
.
.
.
.
.
.
.
.
.
Ch 0
Ch 1
.
.
Ch 30
Ch 31 (Note 2)
Ch 32
Ch 33
.
.
Ch 62
Ch 63 (Note 3)
.
.
Ch 126
Ch 127 (Note 4)
.
.
.
Ch 254
Ch 255 (Note 5)
Channel #
Data Sheet

Related parts for ZL50031QEG1