L-FW323-06-DB AGERE [Agere Systems], L-FW323-06-DB Datasheet - Page 28
L-FW323-06-DB
Manufacturer Part Number
L-FW323-06-DB
Description
PCI PHY/Link Open Host Controller Interface
Manufacturer
AGERE [Agere Systems]
Datasheet
1.L-FW323-06-DB.pdf
(92 pages)
- Current page: 28 of 92
- Download datasheet (2Mb)
FW323 06 1394a
PCI PHY/Link Open Host Controller Interface
Internal Registers
Latency Timer and Cache Line Size Register
The Latency Timer and Class Cache Line Size register is programmed by host BIOS to indicate system cache line
size and the latency timer associated with the FW323. If a serial EEPROM is detected, then the contents of this
register are loaded from the serial EEPROM interface after a PCI reset. If no serial EEPROM is detected, then this
register returns a default value of 0000h.
Offset:
Default:
Type:
Reference:
Table 7. Latency Timer and Class Cache Line Size Register Description
Header Type and BIST Register
The Header Type and BIST register indicates the FW323 PCI header type.
Offset:
Default:
Type:
Reference:
Table 8. Header Type and BIST Register Description
28
28
15:8
15:8
Bit
7:0
Bit
7:0
LATENCY_TIMER
CACHELINE_SZ
HEADER_TYPE
0Ch
0000h
Read/write
PCI Local Bus Specification, Rev. 2.2, Section 6.2.4
Field Name
0Eh
0000h
Read only
PCI Local Bus Specification, Rev. 2.2, Sections 6.2.1 and 6.2.4
Field Name
BIST
(continued)
Type
Type
RW
RW
R
R
PCI Latency Timer. The value in this register specifies the latency
timer, in units of PCI clock cycles, for the FW323. When the FW323 is
a PCI bus initiator and asserts FRAME, the latency timer begins
counting from zero. If the latency timer expires before the FW323
transaction has terminated, then the FW323 terminates the transac-
tion when its PCI_GNTN is deasserted.
Cache Line Size. This value is used by the FW323 during memory
write and invalidate, memory read line, and memory read multiple
transactions.
Built-In Self-Test. The FW323 does not include a built-in self-test;
thus, this field returns 00h when read.
PCI Header Type. The FW323 includes the standard PCI header, and
this is communicated by returning 00h when this field is read.
Description
Description
Data Sheet, Rev. 1
December 2005
Agere Systems Inc.
Related parts for L-FW323-06-DB
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Power Modules DC/DC Converters
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
Quad differential driver. Intern. term. none. Surge-protection no.
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
InGaAs Avalanche Photodetector
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
Ringing Access Switch
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
Quad differential receiver
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
ORCA feild-programmable gate array. Voltage 3.3 V.
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
Quad differential driver. Intern. term. none. Surge-protection no.
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
Quad Differential Line Receivers
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
4096-channel, 32-highway time-slot interchager
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
QUAD-FET (Fast Ethernet Transceiver) for 10Base-T/100Base-TX/FX
Manufacturer:
Agere Systems
Datasheet: