PPC405CR-3BC200C AMCC (Applied Micro Circuits Corp), PPC405CR-3BC200C Datasheet

no-image

PPC405CR-3BC200C

Manufacturer Part Number
PPC405CR-3BC200C
Description
EPBGA/32 BIT POWERPC CORE, UP TO 266 MHZ, 10/100, 2IIC, 2 UARTS
Manufacturer
AMCC (Applied Micro Circuits Corp)
Datasheet

Specifications of PPC405CR-3BC200C

Lead_time
182
Pack_quantity
400
Comm_code
85423190

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PPC405CR-3BC200C
Quantity:
2 029
Company:
Part Number:
PPC405CR-3BC200C
Quantity:
2 029
Features
Description
The PowerPC 405CR (PPC405CR) is a 32-bit RISC
embedded controller. High performance, peripheral
integration, and low cost make the device ideal for
wired communications, network printers, and other
computing applications.
This device is an easy upgrade for systems based on
PowerPC 403xx embedded processors, while provid-
ing a base for custom chip designs.
The controller is powered by a PPC405 embedded
core. This core tightly couples a 266 MHz CPU, MMU,
instruction and data caches, and debug logic. Fine-
tuning of the core reduces data transfer overhead,
minimizes pipeline stalls, and improves performance.
AMCC
PPC405CR
PowerPC 405CR Embedded Processor
PowerPC
operating up to 266MHz
- Memory Management Unit
- 16KB instruction and 8KB data caches
- Multiply-Accumulate (MAC) function,
- Programmable Timers
Synchronous DRAM (SDRAM) interface oper-
ating up to 133MHz
- 32-bit interface for non-ECC applications
- 40-bit interface serves 32 bits of data plus 8
External Peripheral Bus
- Flash ROM/Boot ROM interface
- Direct support for 8-, 16-, or 32-bit SRAM and
- Up to eight devices
- External Mastering supported
including fast multiply unit
check bits for ECC applications
external peripherals
®
405 32-bit RISC processor core
The PPC405CR employs the IBM CoreConnect
architecture. This architecture, as implemented on the
PPC405CR, consists of a 64-bit, 133-MHz Processor
Local Bus (PLB) and a 32-bit, 66-MHz On-Chip
Peripheral Bus (OPB). High-performance peripherals
attach to the PLB and less performance-critical periph-
erals attach to the OPB.
Technology: CMOS SA-12E 0.25 µm (0.18 µm L
Package: 27 mm, 316-ball enhanced plastic ball grid
array (E-PBGA)
Power (estimated): Typical 0.8 W, Maximum 2.0 W at
200MHz.
DMA support for external peripherals, internal
UART and memory
- Scatter-gather chaining supported
- Four channels
Programmable Interrupt Controller supports
interrupts from a variety of sources
- Supports 7 external and 10 internal interrupts
- Edge triggered or level-sensitive
- Positive or negative active
- Non-critical or critical interrupt to processor
- Programmable critical interrupt priority
Two serial ports (16550 compatible UART)
One IIC interface
General Purpose I/O (GPIO) available
Supports JTAG for board level testing
Internal Processor Local Bus (PLB) runs at
SDRAM interface frequency
core
ordering
Revision 1.02 – January 11, 2005
Part Number PPC405CR
Data Sheet
eff
)
bus
1

Related parts for PPC405CR-3BC200C

Related keywords