ORT8850H AGERE [Agere Systems], ORT8850H Datasheet - Page 31

no-image

ORT8850H

Manufacturer Part Number
ORT8850H
Description
Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver
Manufacturer
AGERE [Agere Systems]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ORT8850H
Manufacturer:
ST
Quantity:
50
Part Number:
ORT8850H-1BM680C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
ORT8850H-1BM680I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
ORT8850H-1BMN680C
Manufacturer:
LAT
Quantity:
150
Part Number:
ORT8850H-2BM680C
Manufacturer:
LATTICE
Quantity:
34
Part Number:
ORT8850H-2BM680C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Data Sheet
August 2001
Agere Systems Inc.
Backplane Transceiver Core Detailed Description
8B/10B Link Alignment Setup
In order to align the receive channels in 8B/10B mode, the following procedure should be followed:
1. Enable 8B/10B mode for all eight channels by setting the EN10BIT found at control register address 0xe0
2. Enable the ENCOMMA bits for all used channels at control register address 0x300e3 (one bit per channel).
3. Put all of the streams to be aligned, including disabled streams, into their required alignment mode.
4. Transmit at least 100 packets across each link to be aligned.
5. Write a 0x01 to the FIFO alignment resync register bits as required in control register 0x30017 or 0x30018.
Pointer Mover Block (Backplane
The pointer mover maps incoming frames to the line framing that is supplied by the FPGA logic. There is a sepa-
rate pointer mover for the two STM macro slices, A and B, each of which handles up to one STS-48 (four chan-
nels), but there is only one line frame pulse imput (line_fp) shared by both pointer mover blocks. The K1/K2 bytes
and H1-SS bits are also passed through to the pointer generator so that the FPGA can receive them. The pointer
mover handles both concatenations inside the STS-12, and to other STS-12s inside the core.
The pointer mover block can correctly process any length of concatenation of STS frames (multiple of three) as
long as it begins on an STS-3 boundary (i.e., STS-1 number one, four, seven, ten, etc.) and is contained within the
smaller of STS-3, 12, or 48. See details in Table 7.
Table 7. Valid Starting Positions for an STS-Mc
Note:
Yes = STS-Mc SPE can start in that STS-1.
No = STS-Mc SPE cannot start in that STS-1.
— = Yes or no, depending on the particular value of M.
Number
STS-1
(bit # 1).
10
13
16
19
22
25
28
31
34
37
40
43
46
1
4
7
STS-3cSPE
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
STS-6cSPE
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
No
No
No
No
FPGA)
STS-9cSPE
Eight-Channel x 850 Mbits/s Backplane Transceiver
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
No
No
No
No
No
No
No
No
STS-12cSPE
Yes
Yes
Yes
Yes
No
No
No
No
No
No
No
No
No
No
No
No
(continued)
STS-15cSPE
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
No
No
No
No
ORCA ORT8850 FPSC
STS-18c to
STS-48c
SPEs
Yes
No
No
No
No
No
31

Related parts for ORT8850H