LUCL9310AP-D AGERE [Agere Systems], LUCL9310AP-D Datasheet - Page 37

• Manufacturer Part Number: LUCL9310AP-D
• Description: Line Interface and Line Access Circuit Full-Feature SLIC,Ringing Relay,and Test Access Device
• Manufacturer: AGERE [Agere Systems]

July 2001
Applications
dc Characteristics
Battery Feed (continued)
Notes:
V
V
I
Starting from the on-hook condition and going through
to a short circuit, the curve passes through two regions:
Region 1: On-hook and low loop currents: the slope
corresponds to the dc feed resistance of the SLIC (plus
any series resistance). The open-circuit voltage is the
battery voltage less the overhead voltage of the device.
Region 2: Current limit: the dc current is limited to a
value determined by V
plate has a high resistance (10 k ).
Notice that the I-V curve is uninterrupted when the
power is shifted from the high-voltage battery to the
low-voltage battery (if auxiliary battery option is used).
This is shown in Figure 12 in the Automatic Battery
Switch section.
Battery Reversal Rate
The rate of battery reverse is controlled or ramped by
capacitors FB1 and FB2. A chart showing FB1 and FB2
values versus typical ramp time is given below. Leave
FB1 and FB2 open if it is not desired to ramp the rate of
battery reversal.
Agere Systems Inc.
LIM
BAT1
BAT2
Figure 14. L9310 Loop Current vs. Loop Voltage
= 40 mA (R
= –48 V.
= –24 V.
50
40
30
20
10
0
0
5
PROG
10
= 66.5 k ).
(continued)
15
LOOP VOLTAGE (V)
PROG
(continued)
20
. This region of the dc tem-
10 k
1
25
30
Full-Feature SLIC, Ringing Relay, and Test Access Device
35
40
12-3050.g (F)
R
1
dc
45
Table 19. FB1 and FB2 Values vs. Typical
* Typical recommended value for C
Longitudinal to Metallic Balance
Longitudinal to metallic balance at PT/PR is specified in
the Electrical Characteristics section of this data sheet.
Supervision
Loop Closure
Loop closure supervision threshold is programmed via
an applied voltage source or ground, through a resistor
at the LCTH input. Loop closure status is presented at
the NSTAT output. NSTAT is an unlatched output that
represents either the loop closure or ring trip status,
depending on the device state. See Table 2 and
Table 3 for more details. Loop closure threshold current
(I
where:
R
voltage source.
V
There is a built-in hysteresis associated with the loop
closure detector. The above equation describes the on-
hook to off-hook threshold. To help prevent false
glitches, the off-hook to on-hook threshold will be a typ-
ical 20% lower than the corresponding on-hook to off-
hook threshold.PPM injection can cause false loop clo-
sure indication. Connect a 0.01 F capacitor to a 0.1 F
capacitor from this node, LCF to V
closure detector the larger the capacitor the higher the
filtering. If loop closure filtering is not required, leave
LCF open.
250 V
-------------------------------------------------- -
LCTH
LCTH
LCTH
than 0.033 F.
R
C
LCT H
) is set by:
FB1
is ground or an external voltage source.
is a resistor from the LCTH node to ground or a
REF
0.01 F
0.22 F
0.47 F
1.22 F
0.1 F
1.0 F
1.3 F
1.4 F
1.6 F
and C
Ramp Time
–
k
V
LC TH
FB2
*
= I
LCTH
Transition Time
(mA)
FB1
220 ms
440 ms
900 ms
and C
20 ms
2.25 s
1.8 s
2.5 s
2.7 s
3.2 s
CC
FB2
to filter the loop
is less
37