K9K1208Q0C Samsung semiconductor, K9K1208Q0C Datasheet - Page 30

no-image

K9K1208Q0C

Manufacturer Part Number
K9K1208Q0C
Description
64M x 8 Bit / 32M x 16 Bit NAND Flash Memory
Manufacturer
Samsung semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
K9K1208Q0C-DIB0
Manufacturer:
SAMSUNG
Quantity:
14 595
Part Number:
K9K1208Q0C-DIB0
Manufacturer:
SAMSUNG
Quantity:
11 350
Part Number:
K9K1208Q0C-JIB0
Manufacturer:
SAMSUNG
Quantity:
14 598
Part Number:
K9K1208Q0C-JIB0
Manufacturer:
SAMSUNG
Quantity:
11 350
BLOCK ERASE
The Erase operation is done on a block basis. Block address loading is accomplished in three cycles initiated by an Erase Setup com-
mand(60h). Only address A
loading initiates the internal erasing process. This two-step sequence of setup followed by execution command ensures that memory
contents are not accidentally erased due to external noise conditions.
At the rising edge of WE after the erase confirm command input, the internal write controller handles erase and erase-verify. When the
erase operation is completed, the Write Status Bit(I/O 0) may be checked. Figure 12 details the sequence.
Figure 12. Block Erase Operation
READ STATUS
The device contains a Status Register which may be read to find out whether program or erase operation is completed, and whether
the program or erase operation is completed successfully. After writing 70h command to the command register, a read cycle outputs
the content of the Status Register to the I/O pins on the falling edge of CE or RE, whichever occurs last. This two line control allows
the system to poll the progress of each device in multiple memory connections even when R/B pins are common-wired. RE or CE
does not need to be toggled for updated status. Refer to table 4 for specific Status Register definitions. The command register
remains in Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random read
cycle, a read command(00h or 50h) should be given before serial access cycle.
Table4. Read Status Register Definition
K9K1208Q0C
K9K1208D0C
K9K1208U0C
R/B
I/Ox
I/O 8~15
I/O #
I/O 0
I/O 1
I/O 2
I/O 3
I/O 4
I/O 5
I/O 6
I/O 7
60h
K9K1216Q0C
K9K1216D0C
K9K1216U0C
14
to A
Block Add. : A
Address Input(3Cycle)
25
is valid while A
9
Reserved for Future
~ A
Device Operation
Program / Erase
25
Write Protect
Not use
9
Status
Use
to A
D0h
13
is ignored. The Erase Confirm command(D0h) following the block address
30
t
BERS
"0" : Successful Program / Erase
"1" : Error in Program / Erase
"0"
"0"
"0"
"0"
"0"
"0" : Busy
"0" : Protected
Don’t care
70h
Definition
FLASH MEMORY
"1" : Not Protected
"1" : Ready
I/O
Fail
0
Pass

Related parts for K9K1208Q0C