CY8CMBR2016-24LQXI Cypress Semiconductor, CY8CMBR2016-24LQXI Datasheet - Page 16

no-image

CY8CMBR2016-24LQXI

Manufacturer Part Number
CY8CMBR2016-24LQXI
Description
Touch Screen Converters & Controllers
Manufacturer
Cypress Semiconductor
Type
Capacitive Touch Controllersr
Datasheet

Specifications of CY8CMBR2016-24LQXI

Rohs
yes
Input Type
16 Key
Supply Voltage
1.71 V to 5.5 V
Supply Current
3.3 mA
Operating Temperature
- 40 C to + 85 C
Package / Case
QFN-48
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Factory Pack Quantity
490
Supply Voltage - Max
5.5 V
Supply Voltage - Min
1.71 V

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY8CMBR2016-24LQXI
Manufacturer:
LT
Quantity:
1 158
Company:
Part Number:
CY8CMBR2016-24LQXI
Quantity:
10
Refer to
User defined Button Scan Rate.
For example, consider a nine button design with the User defined
Button Scan Rate set to Low (250 ms). The response time for
such a design is given as:
RT
RT
Deep Sleep Mode
Figure 15. SLEEP Pin Configuration to Enable Deep Sleep
Layout Guidelines and Best Practices
Table 7. Layout Guidelines
Document Number: 001-67921 Rev. *C
1.
2.
3.
4.
5.
6.
7.
8.
9.
10.
11.
12.
Sl. No.
FBT
CBT
CY8CMBR2016
=250+40=290 ms
= 40 ms
Scan Rate on page 11
Button shape
Button size
Button-Button
spacing
Button ground
clearance
Ground flood - Top
layer
Ground flood -
bottom layer
Trace length from
sensor to device pin
Trace width
Trace routing
Via position for the
sensors
Via hole size for
sensor traces
No. of via on sensor
trace
SLEEP
Category
section for more details on the
button ground
clearance
0.17 mm
equal to
0.5 mm
Digital Output pin
(Controls Deep Sleep)
5 mm
Min
Host Controller
1
0.20 mm 0.17 mm (7 mil)
15 mm
2 mm
Max
450
2
Solid round pattern, Round with LED hole, rectangle with round corners
Given in layout estimator sheet
8 mm
Given in layout estimator sheet
Hatched ground 7 mil trace and 45 mil grid (15% filling)
Hatched ground 7 mil trace and 70 mil grid (10% filling)
Given in layout estimator sheet
Traces should be routed on the non sensor side. If any non CapSense
trace crosses CapSense trace, ensure that intersection is orthogonal.
Via should be placed near the edge of the button to reduce trace length
thereby increasing sensitivity.
10 mil
1
To enable the deep sleep mode, the hardware configuration
pin Sleep should be connected to the master device.
Master should pull the pin to V
sleep.
The master output pin should be in strong drive mode, so that
the Sleep pin is not left floating.
In deep sleep mode, all blocks are turned off and the device
power consumption is 0.1 µA.
There is no CapSense scanning in deep sleep mode.
Sleep pin should be pulled low for the device to wake up from
deep sleep.
When device comes out of deep sleep mode, the CapSense
system is reinitialized. Typical time for re-initialization is
8 ms.Any button press within this time is not reported.
After the device comes out of deep sleep, the device operates
in low power sleep mode.
If the Sleep pin is pulled high at power on, then the device does
not go to deep sleep immediately. The device goes to deep
sleep after initializing all internal blocks and scanning all
sensors once.
If the Sleep pin is pulled high at power on, then the scan rate
is calculated when the device is taken out of Deep Sleep by
the master.
Recommendations/Remarks
DD
for the device to go into deep
CY8CMBR2016
Page 16 of 28

Related parts for CY8CMBR2016-24LQXI