M95M01-DFMN6TP STMicroelectronics, M95M01-DFMN6TP Datasheet - Page 25

no-image

M95M01-DFMN6TP

Manufacturer Part Number
M95M01-DFMN6TP
Description
EEPROM 1Mb SPI bus EEPROM 256kB 16MHz
Manufacturer
STMicroelectronics
Datasheet

Specifications of M95M01-DFMN6TP

Rohs
yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M95M01-DFMN6TP
Manufacturer:
ST
Quantity:
20 000
M95M01-DF M95M01-R
6.6.1
Cycling with Error Correction Code (ECC)
The ECC is an internal logic function which is transparent for the SPI communication
protocol.
The ECC logic is implemented on each group of four EEPROM bytes
single bit out of the four bytes happens to be erroneous during a Read operation, the ECC
detects this bit and replaces it with the correct value. The read reliability is therefore much
improved.
Even if the ECC function is performed on groups of four bytes, a single byte can be
written/cycled independently. In this case, the ECC function also writes/cycles the three
other bytes located in the same group
defined at group level and the cycling can be distributed over the four bytes of the group: the
sum of the cycles seen by byte0, byte1, byte2 and byte3 of the same group must remain
below the maximum value defined in
c. A group of four bytes is located at addresses [4*N, 4*N+1, 4*N+2, 4*N+3], where N is an integer.
Doc ID 13264 Rev 11
Table
(c)
. As a consequence, the maximum cycling budget is
13.
(c)
. Inside a group, if a
Instructions
25/45

Related parts for M95M01-DFMN6TP